Home
last modified time | relevance | path

Searched refs:MPLL_SEQ_UCODE_1__INSTR4__SHIFT (Results 1 – 3 of 3) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_6_0_sh_mask.h11479 #define MPLL_SEQ_UCODE_1__INSTR4__SHIFT 0x00000010 macro
Dgmc_7_1_sh_mask.h9412 #define MPLL_SEQ_UCODE_1__INSTR4__SHIFT 0x10 macro
Dgmc_8_1_sh_mask.h10324 #define MPLL_SEQ_UCODE_1__INSTR4__SHIFT 0x10 macro