Home
last modified time | relevance | path

Searched refs:MMHUB_HWIP (Results 1 – 17 of 17) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/
Dmmhub_v2_0.c154 switch (adev->ip_versions[MMHUB_HWIP][0]) { in mmhub_v2_0_print_l2_protection_fault_status()
571 switch (adev->ip_versions[MMHUB_HWIP][0]) { in mmhub_v2_0_update_medium_grain_clock_gating()
604 switch (adev->ip_versions[MMHUB_HWIP][0]) { in mmhub_v2_0_update_medium_grain_clock_gating()
628 switch (adev->ip_versions[MMHUB_HWIP][0]) { in mmhub_v2_0_update_medium_grain_light_sleep()
654 switch (adev->ip_versions[MMHUB_HWIP][0]) { in mmhub_v2_0_set_clockgating()
679 switch (adev->ip_versions[MMHUB_HWIP][0]) { in mmhub_v2_0_get_clockgating()
Ddimgrey_cavefish_reg_init.c37 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in dimgrey_cavefish_reg_base_init()
Daldebaran_reg_init.c36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in aldebaran_reg_base_init()
Darct_reg_init.c36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in arct_reg_base_init()
Dvega10_reg_init.c36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in vega10_reg_base_init()
Dvega20_reg_init.c36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in vega20_reg_base_init()
Damdgpu_discovery.c179 [MMHUB_HWIP] = MMHUB_HWID,
1976 adev->ip_versions[MMHUB_HWIP][0] = IP_VERSION(9, 0, 0); in amdgpu_discovery_set_ip_blocks()
1998 adev->ip_versions[MMHUB_HWIP][0] = IP_VERSION(9, 3, 0); in amdgpu_discovery_set_ip_blocks()
2022 adev->ip_versions[MMHUB_HWIP][0] = IP_VERSION(9, 2, 0); in amdgpu_discovery_set_ip_blocks()
2038 adev->ip_versions[MMHUB_HWIP][0] = IP_VERSION(9, 1, 0); in amdgpu_discovery_set_ip_blocks()
2059 adev->ip_versions[MMHUB_HWIP][0] = IP_VERSION(9, 4, 0); in amdgpu_discovery_set_ip_blocks()
2083 adev->ip_versions[MMHUB_HWIP][0] = IP_VERSION(9, 4, 1); in amdgpu_discovery_set_ip_blocks()
2111 adev->ip_versions[MMHUB_HWIP][0] = IP_VERSION(9, 4, 2); in amdgpu_discovery_set_ip_blocks()
Dgmc_v9_0.c623 switch (adev->ip_versions[MMHUB_HWIP][0]) { in gmc_v9_0_process_interrupt()
1258 switch (adev->ip_versions[MMHUB_HWIP][0]) { in gmc_v9_0_set_mmhub_funcs()
1273 switch (adev->ip_versions[MMHUB_HWIP][0]) { in gmc_v9_0_set_mmhub_ras_funcs()
1740 switch (adev->ip_versions[MMHUB_HWIP][0]) { in gmc_v9_0_init_golden_registers()
Dgmc_v11_0.c192 GC_HWIP : MMHUB_HWIP; in gmc_v11_0_flush_vm_hub()
584 switch (adev->ip_versions[MMHUB_HWIP][0]) { in gmc_v11_0_set_mmhub_funcs()
Dgmc_v10_0.c241 GC_HWIP : MMHUB_HWIP; in gmc_v10_0_flush_vm_hub()
707 switch (adev->ip_versions[MMHUB_HWIP][0]) { in gmc_v10_0_set_mmhub_funcs()
Dmmhub_v3_0_1.c111 switch (adev->ip_versions[MMHUB_HWIP][0]) { in mmhub_v3_0_1_print_l2_protection_fault_status()
Dmmhub_v2_3.c93 switch (adev->ip_versions[MMHUB_HWIP][0]) { in mmhub_v2_3_print_l2_protection_fault_status()
Dmmhub_v3_0.c110 switch (adev->ip_versions[MMHUB_HWIP][0]) { in mmhub_v3_0_print_l2_protection_fault_status()
Damdgpu_virt.c924 case MMHUB_HWIP: in amdgpu_virt_get_rlcg_reg_access_flag()
Dmes_v10_1.c302 adev->reg_offset[MMHUB_HWIP][0][i]; in mes_v10_1_set_hw_resources()
Damdgpu.h653 MMHUB_HWIP, enumerator
Dmes_v11_0.c378 adev->reg_offset[MMHUB_HWIP][0][i]; in mes_v11_0_set_hw_resources()