Searched refs:MISC_CLK_CTRL__ZCLK_SEL_MASK (Results 1 – 12 of 12) sorted by relevance
| /linux-6.1.9/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| D | fiji_baco.c | 99 …{ CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, MISC_CLK_CTRL__ZCLK_SEL_MASK, MISC_CLK_CTRL__ZCLK_SEL__…
|
| D | ci_baco.c | 116 …{ CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, MISC_CLK_CTRL__ZCLK_SEL_MASK, MISC_CLK_CTRL__ZCLK_SEL__…
|
| D | polaris_baco.c | 102 …{ CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, MISC_CLK_CTRL__ZCLK_SEL_MASK, MISC_CLK_CTRL__ZCLK_SEL__…
|
| D | tonga_baco.c | 107 …{ CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, MISC_CLK_CTRL__ZCLK_SEL_MASK, MISC_CLK_CTRL__ZCLK_SEL__…
|
| /linux-6.1.9/drivers/gpu/drm/amd/amdgpu/ |
| D | cik.c | 1832 MISC_CLK_CTRL__ZCLK_SEL_MASK); in cik_program_aspm()
|
| D | vi.c | 1228 MISC_CLK_CTRL__ZCLK_SEL_MASK | MISC_CLK_CTRL__DFT_SMS_PG_CLK_SEL_MASK); in vi_program_aspm()
|
| /linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/smu/ |
| D | smu_7_0_0_sh_mask.h | 271 #define MISC_CLK_CTRL__ZCLK_SEL_MASK 0xff00 macro
|
| D | smu_7_1_1_sh_mask.h | 269 #define MISC_CLK_CTRL__ZCLK_SEL_MASK 0xff00 macro
|
| D | smu_7_0_1_sh_mask.h | 269 #define MISC_CLK_CTRL__ZCLK_SEL_MASK 0xff00 macro
|
| D | smu_7_1_0_sh_mask.h | 267 #define MISC_CLK_CTRL__ZCLK_SEL_MASK 0xff00 macro
|
| D | smu_7_1_2_sh_mask.h | 269 #define MISC_CLK_CTRL__ZCLK_SEL_MASK 0xff00 macro
|
| D | smu_7_1_3_sh_mask.h | 297 #define MISC_CLK_CTRL__ZCLK_SEL_MASK 0xff00 macro
|