Home
last modified time | relevance | path

Searched refs:HSYNC (Results 1 – 25 of 31) sorted by relevance

12

/linux-6.1.9/drivers/gpu/drm/nouveau/dispnv50/
Ddac507d.c37 sync |= NVVAL(NV507D, DAC_SET_POLARITY, HSYNC, asyh->or.nhsync); in dac507d_ctrl()
/linux-6.1.9/Documentation/devicetree/bindings/media/
Drenesas,vin.yaml87 If both HSYNC and VSYNC polarities are not specified, embedded
93 If both HSYNC and VSYNC polarities are not specified, embedded
136 If both HSYNC and VSYNC polarities are not specified, embedded
142 If both HSYNC and VSYNC polarities are not specified, embedded
Dvideo-interfaces.yaml118 Active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
125 that if HSYNC and VSYNC polarities are not specified, embedded
132 Similar to HSYNC and VSYNC, specifies data line polarity.
138 Similar to HSYNC and VSYNC, specifies the data enable signal polarity.
/linux-6.1.9/Documentation/devicetree/bindings/media/i2c/
Dtvp514x.txt17 - hsync-active: HSYNC Polarity configuration for endpoint.
Dtvp7002.txt10 - hsync-active: HSYNC Polarity configuration for the bus. Default value when
Dov7670.txt13 - hsync-active: active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
Dst,st-mipid02.txt45 - hsync-active: active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
Dtvp5150.txt44 - hsync-active: Active state of the HSYNC signal. Must be <1> (HIGH).
/linux-6.1.9/drivers/video/fbdev/i810/
Di810_regs.h150 #define HSYNC 0x60008 macro
/linux-6.1.9/Documentation/fb/
Dpxafb.rst39 hsynclen:HSYNC == LCCR1_HSW + 1
65 hsync:HSYNC, vsync:VSYNC
Dmatroxfb.rst271 left:X left boundary: pixels between end of HSYNC pulse and first pixel.
273 right:X right boundary: pixels between end of picture and start of HSYNC
275 hslen:X length of HSYNC pulse, in pixels. Default is derived from `vesa`
279 sync:X sync. pulse - bit 0 inverts HSYNC polarity, bit 1 VSYNC polarity.
280 If bit 3 (value 0x08) is set, composite sync instead of HSYNC is
/linux-6.1.9/include/video/
Dsstfb.h161 #define HSYNC 0x0220 macro
/linux-6.1.9/arch/arm/boot/dts/
Dimx53-mba53.dts146 /* VGA_VSYNC, HSYNC with max drive strength */
Dam437x-sbc-t43.dts60 AM4372_IOPAD(0x8e4, PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS HSYNC */
Dimx6ul-tx6ul-mainboard.dts205 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
Dimx6ul-tx6ul.dtsi599 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
632 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
Dimx6qdl-kontron-samx6i.dtsi594 MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x100f1 /* HSYNC */
Dam437x-sk-evm.dts372 AM4372_IOPAD(0x8e4, PIN_OUTPUT | MUX_MODE0) /* DSS HSYNC */
Dat91sam9g45.dtsi283 AT91_PIOB 30 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* HSYNC */
/linux-6.1.9/Documentation/devicetree/bindings/display/exynos/
Dexynos_dp.txt41 HSYNC polarity configuration.
/linux-6.1.9/drivers/gpu/drm/i915/
Dintel_gvt_mmio_table.c221 MMIO_D(HSYNC(TRANSCODER_A)); in iterate_generic_mmio()
230 MMIO_D(HSYNC(TRANSCODER_B)); in iterate_generic_mmio()
239 MMIO_D(HSYNC(TRANSCODER_C)); in iterate_generic_mmio()
248 MMIO_D(HSYNC(TRANSCODER_EDP)); in iterate_generic_mmio()
/linux-6.1.9/drivers/gpu/drm/i2c/
Dch7006_mode.c122 .flags = DRM_MODE_FLAG_##hsynp##HSYNC | \
/linux-6.1.9/drivers/gpu/drm/i915/display/
Dintel_pch_display.c225 intel_de_read(dev_priv, HSYNC(cpu_transcoder))); in ilk_pch_transcoder_set_timings()
/linux-6.1.9/drivers/pinctrl/renesas/
Dpfc-sh7786.c524 GPIO_FN(HSYNC),
/linux-6.1.9/drivers/video/fbdev/
Dsstfb.c535 sst_write(HSYNC, (par->hSyncOff - 1) << 16 | (info->var.hsync_len - 1)); in sstfb_set_par()

12