Searched refs:HDMI_ACR_PACKET_CONTROL (Results 1 – 15 of 15) sorted by relevance
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dce/ ! |
D | dce_stream_encoder.h | 76 SRI(HDMI_ACR_PACKET_CONTROL, DIG, id),\ 179 SE_SF(HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, mask_sh),\ 180 SE_SF(HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, mask_sh),\ 181 SE_SF(HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUDIO_PRIORITY, mask_sh),\ 677 uint32_t HDMI_ACR_PACKET_CONTROL; member
|
D | dce_stream_encoder.c | 1282 REG_UPDATE_3(HDMI_ACR_PACKET_CONTROL, in dce110_se_setup_hdmi_audio()
|
/linux-6.1.9/drivers/gpu/drm/radeon/ ! |
D | evergreen_hdmi.c | 81 WREG32(HDMI_ACR_PACKET_CONTROL + offset, in evergreen_hdmi_update_acr() 84 WREG32(HDMI_ACR_PACKET_CONTROL + offset, in evergreen_hdmi_update_acr()
|
D | rv770d.h | 693 #define HDMI_ACR_PACKET_CONTROL 0x740c macro
|
D | evergreend.h | 538 #define HDMI_ACR_PACKET_CONTROL 0x703c macro
|
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn10/ ! |
D | dcn10_stream_encoder.h | 67 SRI(HDMI_ACR_PACKET_CONTROL, DIG, id),\ 161 uint32_t HDMI_ACR_PACKET_CONTROL; member
|
D | dcn10_stream_encoder.c | 1261 REG_UPDATE_3(HDMI_ACR_PACKET_CONTROL, in enc1_se_setup_hdmi_audio()
|
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn32/ ! |
D | dcn32_dio_stream_encoder.h | 55 SRI(HDMI_ACR_PACKET_CONTROL, DIG, id),\
|
D | dcn32_resource.h | 246 SRI_ARR(HDMI_ACR_PACKET_CONTROL, DIG, id), \
|
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn314/ ! |
D | dcn314_dio_stream_encoder.h | 70 SRI(HDMI_ACR_PACKET_CONTROL, DIG, id),\
|
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn30/ ! |
D | dcn30_dio_stream_encoder.h | 69 SRI(HDMI_ACR_PACKET_CONTROL, DIG, id),\
|
D | dcn30_dio_stream_encoder.c | 737 REG_UPDATE_3(HDMI_ACR_PACKET_CONTROL, in enc3_se_setup_hdmi_audio()
|
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/ ! |
D | dce_v10_0.c | 1675 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 0); in dce_v10_0_afmt_setmode() 1678 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 1); in dce_v10_0_afmt_setmode() 1680 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, 1); in dce_v10_0_afmt_setmode()
|
D | dce_v11_0.c | 1717 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 0); in dce_v11_0_afmt_setmode() 1720 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 1); in dce_v11_0_afmt_setmode() 1722 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, 1); in dce_v11_0_afmt_setmode()
|
D | dce_v6_0.c | 1418 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, 1); in dce_v6_0_audio_set_acr() 1419 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, in dce_v6_0_audio_set_acr()
|