Home
last modified time | relevance | path

Searched refs:HCLK_ROM (Results 1 – 11 of 11) sorted by relevance

/linux-6.1.9/include/dt-bindings/clock/
Drk3036-cru.h91 #define HCLK_ROM 467 macro
Drk3188-cru-common.h123 #define HCLK_ROM 463 macro
Drk3288-cru.h185 #define HCLK_ROM 467 macro
Drk3368-cru.h172 #define HCLK_ROM 467 macro
Drk3399-cru.h316 #define HCLK_ROM 476 macro
/linux-6.1.9/drivers/clk/rockchip/
Dclk-rk3036.c370 GATE(HCLK_ROM, "hclk_rom", "hclk_cpu", CLK_IGNORE_UNUSED, RK2928_CLKGATE_CON(5), 6, GFLAGS),
Dclk-rk3188.c453 GATE(HCLK_ROM, "hclk_rom", "hclk_cpu", 0, RK2928_CLKGATE_CON(5), 6, GFLAGS),
Dclk-rk3368.c691 GATE(HCLK_ROM, "hclk_rom", "hclk_bus", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(12), 9, GFLAGS),
Dclk-rk3288.c678 GATE(HCLK_ROM, "hclk_rom", "hclk_cpu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(10), 9, GFLAGS),
Dclk-rk3399.c973 GATE(HCLK_ROM, "hclk_rom", "hclk_perilp0", CLK_IGNORE_UNUSED, RK3399_CLKGATE_CON(24), 4, GFLAGS),
/linux-6.1.9/drivers/clk/renesas/
Dr9a06g032-clocks.c260 D_MODULE(HCLK_ROM, "hclk_rom", CLK_REF_SYNC_D4, 0xaa0, 0xaa1, 0xaa2, 0, 0xb80, 0, 0),