Home
last modified time | relevance | path

Searched refs:GCR (Results 1 – 13 of 13) sorted by relevance

/linux-6.1.9/sound/arm/
Dpxa2xx-ac97-lib.c129 writel(readl(ac97_reg_base + GCR) | (GCR_WARM_RST), ac97_reg_base + GCR); in pxa_ac97_warm_pxa25x()
134 …writel(readl(ac97_reg_base + GCR) & ( GCR_COLD_RST), ac97_reg_base + GCR); /* clear everything bu… in pxa_ac97_cold_pxa25x()
135 writel(readl(ac97_reg_base + GCR) & (~GCR_COLD_RST), ac97_reg_base + GCR); /* then assert nCRST */ in pxa_ac97_cold_pxa25x()
139 writel(GCR_COLD_RST, ac97_reg_base + GCR); in pxa_ac97_cold_pxa25x()
151 writel(readl(ac97_reg_base + GCR) | (GCR_WARM_RST), ac97_reg_base + GCR); in pxa_ac97_warm_pxa27x()
158 …writel(readl(ac97_reg_base + GCR) & ( GCR_COLD_RST), ac97_reg_base + GCR); /* clear everything bu… in pxa_ac97_cold_pxa27x()
159 writel(readl(ac97_reg_base + GCR) & (~GCR_COLD_RST), ac97_reg_base + GCR); /* then assert nCRST */ in pxa_ac97_cold_pxa27x()
167 writel(GCR_COLD_RST | GCR_WARM_RST, ac97_reg_base + GCR); in pxa_ac97_cold_pxa27x()
177 writel(readl(ac97_reg_base + GCR) | (GCR_WARM_RST), ac97_reg_base + GCR); in pxa_ac97_warm_pxa3xx()
183 writel(0, ac97_reg_base + GCR); in pxa_ac97_cold_pxa3xx()
[all …]
Dpxa2xx-ac97-regs.h21 #define GCR (0x000C) /* Global Control Register */ macro
/linux-6.1.9/Documentation/devicetree/bindings/arm/npcm/
Dnuvoton,gcr.yaml14 The Global Control Registers (GCR) are a block of registers in Nuvoton SoCs
/linux-6.1.9/arch/arm/mach-omap2/
Ddma.c37 [GCR] = { 0x0078, 0x00, OMAP_DMA_REG_32BIT },
/linux-6.1.9/Documentation/devicetree/bindings/reset/
Dnuvoton,npcm750-reset.yaml26 description: a phandle to access GCR registers.
/linux-6.1.9/drivers/net/wireless/atmel/
Datmel.c123 #define GCR 0x00 /* (SIR0) General Configuration Register */ macro
1378 atmel_write16(dev, GCR, 0x0060); in atmel_close()
1379 atmel_write16(dev, GCR, 0x0040); in atmel_close()
1630 atmel_write16(dev, GCR, 0x0060); in stop_atmel_card()
1631 atmel_write16(dev, GCR, 0x0040); in stop_atmel_card()
3676 atmel_write16(dev, GCR, 0x0060); in probe_atmel_card()
3678 atmel_write16(dev, GCR, 0x0040); in probe_atmel_card()
3703 atmel_write16(dev, GCR, 0x0060); in probe_atmel_card()
3704 atmel_write16(dev, GCR, 0x0040); in probe_atmel_card()
3726 atmel_write16(dev, GCR, 0x0060); in probe_atmel_card()
[all …]
/linux-6.1.9/drivers/net/ethernet/intel/e1000e/
D82571.c1115 reg_data = er32(GCR); in e1000_init_hw_82571()
1117 ew32(GCR, reg_data); in e1000_init_hw_82571()
1247 reg = er32(GCR); in e1000_initialize_hw_bits_82571()
1249 ew32(GCR, reg); in e1000_initialize_hw_bits_82571()
Dmac.c1679 gcr = er32(GCR); in e1000e_set_pcie_no_snoop()
1682 ew32(GCR, gcr); in e1000e_set_pcie_no_snoop()
/linux-6.1.9/include/linux/
Domap-dma.h140 GCR, GSCR, GRST1, HW_ID, enumerator
/linux-6.1.9/arch/arm/mach-omap1/
Ddma.c36 [GCR] = { 0x0400, 0x00, OMAP_DMA_REG_16BIT },
/linux-6.1.9/drivers/net/ethernet/via/
Dvia-velocity.c3083 u8 GCR; in velocity_set_wol() local
3084 GCR = readb(&regs->CHIPGCR); in velocity_set_wol()
3085 GCR = (GCR & ~CHIPGCR_FCGMII) | CHIPGCR_FCFDX; in velocity_set_wol()
3086 writeb(GCR, &regs->CHIPGCR); in velocity_set_wol()
/linux-6.1.9/drivers/dma/ti/
Domap-dma.c1581 od->context.gcr = omap_dma_glbl_read(od, GCR); in omap_dma_context_save()
1588 omap_dma_glbl_write(od, GCR, od->context.gcr); in omap_dma_context_restore()
1644 omap_dma_glbl_write(od, GCR, val); in omap_dma_init_gcr()
/linux-6.1.9/drivers/tty/serial/
Dfsl_linflexuart.c41 #define GCR 0x004C /* Global control register */ macro