Home
last modified time | relevance | path

Searched refs:GCC_QUPV3_WRAP1_S0_CLK (Results 1 – 25 of 32) sorted by relevance

12

/linux-6.1.9/include/dt-bindings/clock/
Dqcom,gcc-sc7180.h82 #define GCC_QUPV3_WRAP1_S0_CLK 72 macro
Dqcom,gcc-sm6350.h96 #define GCC_QUPV3_WRAP1_S0_CLK 85 macro
Dqcom,gcc-sc7280.h98 #define GCC_QUPV3_WRAP1_S0_CLK 88 macro
Dqcom,gcc-sm6125.h156 #define GCC_QUPV3_WRAP1_S0_CLK 147 macro
Dqcom,gcc-sm8450.h117 #define GCC_QUPV3_WRAP1_S0_CLK 104 macro
Dqcom,sm6375-gcc.h139 #define GCC_QUPV3_WRAP1_S0_CLK 128 macro
Dqcom,gcc-sdm845.h94 #define GCC_QUPV3_WRAP1_S0_CLK 84 macro
Dqcom,gcc-sm8150.h107 #define GCC_QUPV3_WRAP1_S0_CLK 97 macro
Dqcom,gcc-sm8250.h115 #define GCC_QUPV3_WRAP1_S0_CLK 105 macro
Dqcom,gcc-sm8350.h108 #define GCC_QUPV3_WRAP1_S0_CLK 95 macro
Dqcom,gcc-sc8180x.h122 #define GCC_QUPV3_WRAP1_S0_CLK 112 macro
Dqcom,gcc-sc8280xp.h212 #define GCC_QUPV3_WRAP1_S0_CLK 201 macro
/linux-6.1.9/arch/arm64/boot/dts/qcom/
Dsc7180.dtsi1077 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1097 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1115 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
Dsm8350.dtsi1249 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1265 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
Dsm6350.dtsi633 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
Dsdm845.dtsi1680 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1702 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1721 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
Dsc7280.dtsi1457 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1478 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1499 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
Dsm8450.dtsi1436 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1456 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
Dsm8150.dtsi1263 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
1280 clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
/linux-6.1.9/drivers/clk/qcom/
Dgcc-sdm845.c3594 [GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,
3766 [GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,
Dgcc-sc7180.c2322 [GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,
Dgcc-sm6350.c2414 [GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,
Dgcc-sm8450.c3051 [GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,
Dgcc-sc7280.c3272 [GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,
Dgcc-sm8250.c3415 [GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,

12