Home
last modified time | relevance | path

Searched refs:GCC_BLSP1_UART2_BCR (Results 1 – 22 of 22) sorted by relevance

/linux-6.1.9/include/dt-bindings/reset/
Dqcom,gcc-msm8974.h29 #define GCC_BLSP1_UART2_BCR 20 macro
Dqcom,gcc-msm8916.h13 #define GCC_BLSP1_UART2_BCR 4 macro
Dqcom,gcc-apq8084.h29 #define GCC_BLSP1_UART2_BCR 20 macro
Dqcom,gcc-msm8939.h13 #define GCC_BLSP1_UART2_BCR 4 macro
Dqcom,gcc-ipq6018.h13 #define GCC_BLSP1_UART2_BCR 4 macro
/linux-6.1.9/include/dt-bindings/clock/
Dqcom,gcc-sdx65.h98 #define GCC_BLSP1_UART2_BCR 5 macro
Dqcom,gcc-ipq4019.h130 #define GCC_BLSP1_UART2_BCR 34 macro
Dqcom,gcc-msm8909.h175 #define GCC_BLSP1_UART2_BCR 9 macro
Dqcom,gcc-msm8998.h227 #define GCC_BLSP1_UART2_BCR 29 macro
Dqcom,gcc-ipq8074.h242 #define GCC_BLSP1_UART2_BCR 4 macro
Dqcom,gcc-msm8996.h260 #define GCC_BLSP1_UART2_BCR 20 macro
/linux-6.1.9/drivers/clk/qcom/
Dgcc-ipq4019.c1673 [GCC_BLSP1_UART2_BCR] = {0x03028, 0},
Dgcc-sdx65.c1522 [GCC_BLSP1_UART2_BCR] = { 0x1f000 },
Dgcc-msm8974.c2746 [GCC_BLSP1_UART2_BCR] = { 0x0700 },
Dgcc-msm8909.c2644 [GCC_BLSP1_UART2_BCR] = { 0x03028 },
Dgcc-msm8998.c3135 [GCC_BLSP1_UART2_BCR] = { 0x1c000 },
Dgcc-apq8084.c3501 [GCC_BLSP1_UART2_BCR] = { 0x0700 },
Dgcc-msm8916.c3318 [GCC_BLSP1_UART2_BCR] = { 0x03028 },
Dgcc-ipq8074.c4701 [GCC_BLSP1_UART2_BCR] = { 0x03028, 0 },
Dgcc-msm8939.c3840 [GCC_BLSP1_UART2_BCR] = { 0x03028 },
Dgcc-msm8996.c3724 [GCC_BLSP1_UART2_BCR] = { 0x1c000 },
Dgcc-ipq6018.c4417 [GCC_BLSP1_UART2_BCR] = { 0x03028, 0 },