Home
last modified time | relevance | path

Searched refs:DMA_RB_CNTL (Results 1 – 12 of 12) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/radeon/
Dni_dma.c165 rb_cntl = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in cayman_dma_stop()
167 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, rb_cntl); in cayman_dma_stop()
170 rb_cntl = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in cayman_dma_stop()
172 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, rb_cntl); in cayman_dma_stop()
214 WREG32(DMA_RB_CNTL + reg_offset, rb_cntl); in cayman_dma_resume()
245 WREG32(DMA_RB_CNTL + reg_offset, rb_cntl | DMA_RB_ENABLE); in cayman_dma_resume()
Dr600_dma.c100 u32 rb_cntl = RREG32(DMA_RB_CNTL); in r600_dma_stop()
106 WREG32(DMA_RB_CNTL, rb_cntl); in r600_dma_stop()
135 WREG32(DMA_RB_CNTL, rb_cntl); in r600_dma_resume()
169 WREG32(DMA_RB_CNTL, rb_cntl | DMA_RB_ENABLE); in r600_dma_resume()
Dni.c1837 tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in cayman_gpu_soft_reset()
1839 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp); in cayman_gpu_soft_reset()
1844 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in cayman_gpu_soft_reset()
1846 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp); in cayman_gpu_soft_reset()
Dsi.c3879 tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in si_gpu_soft_reset()
3881 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp); in si_gpu_soft_reset()
3885 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in si_gpu_soft_reset()
3887 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp); in si_gpu_soft_reset()
4046 tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in si_gpu_pci_config_reset()
4048 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp); in si_gpu_pci_config_reset()
4050 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in si_gpu_pci_config_reset()
4052 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp); in si_gpu_pci_config_reset()
Dnid.h1304 #define DMA_RB_CNTL 0xd000 macro
Dr600.c1708 tmp = RREG32(DMA_RB_CNTL); in r600_gpu_soft_reset()
1710 WREG32(DMA_RB_CNTL, tmp); in r600_gpu_soft_reset()
1839 tmp = RREG32(DMA_RB_CNTL); in r600_gpu_pci_config_reset()
1841 WREG32(DMA_RB_CNTL, tmp); in r600_gpu_pci_config_reset()
Devergreen.c3915 tmp = RREG32(DMA_RB_CNTL); in evergreen_gpu_soft_reset()
3917 WREG32(DMA_RB_CNTL, tmp); in evergreen_gpu_soft_reset()
4024 tmp = RREG32(DMA_RB_CNTL); in evergreen_gpu_pci_config_reset()
4026 WREG32(DMA_RB_CNTL, tmp); in evergreen_gpu_pci_config_reset()
Dsid.h1815 #define DMA_RB_CNTL 0xd000 macro
Devergreend.h2618 #define DMA_RB_CNTL 0xd000 macro
Dr600d.h613 #define DMA_RB_CNTL 0xd000 macro
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/
Dsi_dma.c124 rb_cntl = RREG32(DMA_RB_CNTL + sdma_offsets[i]); in si_dma_stop()
126 WREG32(DMA_RB_CNTL + sdma_offsets[i], rb_cntl); in si_dma_stop()
149 WREG32(DMA_RB_CNTL + sdma_offsets[i], rb_cntl); in si_dma_start()
177 WREG32(DMA_RB_CNTL + sdma_offsets[i], rb_cntl | DMA_RB_ENABLE); in si_dma_start()
Dsid.h1878 #define DMA_RB_CNTL 0x3400 macro