Home
last modified time | relevance | path

Searched refs:DCN_BASE__INST0_SEG1 (Results 1 – 17 of 17) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/display/dmub/src/
Ddmub_dcn315.c34 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Ddmub_dcn316.c34 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/gpio/dcn315/
Dhw_factory_dcn315.c46 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dhw_translate_dcn315.c39 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/irq/dcn315/
Dirq_service_dcn315.c39 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.1.9/drivers/gpu/drm/amd/include/
Dnavi10_ip_offset.h268 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Ddimgrey_cavefish_ip_offset.h364 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dsienna_cichlid_ip_offset.h371 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dbeige_goby_ip_offset.h442 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Drenoir_ip_offset.h1370 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dvega10_ip_offset.h306 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dvangogh_ip_offset.h453 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dyellow_carp_offset.h387 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
Ddcn32_clk_mgr.c47 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn314/
Ddcn314_resource.c104 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn315/
Ddcn315_resource.c97 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn316/
Ddcn316_resource.c95 #define DCN_BASE__INST0_SEG1 0x000000C0 macro