Home
last modified time | relevance | path

Searched refs:CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT (Results 1 – 10 of 10) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h2597 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT 0x00000001 macro
Dgfx_7_2_sh_mask.h1438 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT 0x1 macro
Dgfx_8_0_sh_mask.h1882 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT 0x1 macro
Dgfx_8_1_sh_mask.h2404 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT 0x1 macro
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h11207 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT … macro
Dgc_9_1_sh_mask.h12688 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT … macro
Dgc_9_2_1_sh_mask.h12486 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT … macro
Dgc_9_4_2_sh_mask.h2595 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT … macro
Dgc_10_1_0_sh_mask.h18174 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT … macro
Dgc_10_3_0_sh_mask.h16525 #define CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT … macro