Home
last modified time | relevance | path

Searched refs:CLOCK_CNTL_DATA (Results 1 – 7 of 7) sorted by relevance

/linux-6.1.9/include/video/
Daty128.h14 #define CLOCK_CNTL_DATA 0x000c macro
Dmach64.h138 #define CLOCK_CNTL_DATA CLOCK_CNTL + 2 macro
Dradeon.h308 #define CLOCK_CNTL_DATA 0x000C macro
/linux-6.1.9/drivers/video/fbdev/aty/
Dradeon_pm.c1485 OUTREG8(CLOCK_CNTL_DATA + 1, (tmp >> 8) & 0xff); in radeon_pm_start_mclk_sclk()
1520 OUTREG8(CLOCK_CNTL_DATA + 1, (tmp >> 8) & 0xff); in radeon_pm_start_mclk_sclk()
1641 OUTREG8(CLOCK_CNTL_DATA, 0); in radeon_pm_restore_pixel_pll()
1659 OUTREG8(CLOCK_CNTL_DATA + 1, (tmp >> 8) & 0xff); in radeon_pm_restore_pixel_pll()
2279 OUTREG8(CLOCK_CNTL_DATA + 1, (tmp >> 8) & 0xff);
2302 OUTREG8(CLOCK_CNTL_DATA + 1, (tmp >> 8) & 0xff);
2432 OUTREG8(CLOCK_CNTL_DATA, 0);
2456 OUTREG8(CLOCK_CNTL_DATA + 1, 0xbc);
Dmach64_ct.c29 return aty_ld_8(CLOCK_CNTL_DATA, par); in aty_ld_pll_ct()
37 aty_st_8(CLOCK_CNTL_DATA, val & PLL_DATA, par); in aty_st_pll_ct()
Dradeon_base.c292 (void)INREG(CLOCK_CNTL_DATA); in radeon_pll_errata_after_index_slow()
307 tmp = INREG(CLOCK_CNTL_DATA); in radeon_pll_errata_after_data_slow()
331 data = INREG(CLOCK_CNTL_DATA); in __INPLL()
340 OUTREG(CLOCK_CNTL_DATA, val); in __OUTPLL()
Daty128fb.c565 return aty_ld_le32(CLOCK_CNTL_DATA); in _aty_ld_pll()
573 aty_st_le32(CLOCK_CNTL_DATA, val); in _aty_st_pll()