Home
last modified time | relevance | path

Searched refs:CLK_TZPC5 (Results 1 – 6 of 6) sorted by relevance

/linux-6.1.9/include/dt-bindings/clock/
Dexynos5250.h133 #define CLK_TZPC5 329 macro
Dexynos5420.h101 #define CLK_TZPC5 308 macro
Dexynos3250.h155 #define CLK_TZPC5 149 macro
/linux-6.1.9/drivers/clk/samsung/
Dclk-exynos5250.c619 GATE(CLK_TZPC5, "tzpc5", "div_aclk66", GATE_IP_PERIS, 11, 0, 0),
Dclk-exynos3250.c481 GATE(CLK_TZPC5, "tzpc5", "div_aclk_100", GATE_IP_PERIR, 10,
Dclk-exynos5420.c1117 GATE(CLK_TZPC5, "tzpc5", "aclk66_psgen", GATE_IP_PERIS, 11, 0, 0),