| /linux-6.1.9/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 53 #define CLK_TOP_UNIVPLL_D5 42 macro
|
| D | mt7629-clk.h | 58 #define CLK_TOP_UNIVPLL_D5 48 macro
|
| D | mt8516-clk.h | 59 #define CLK_TOP_UNIVPLL_D5 27 macro
|
| D | mt7622-clk.h | 52 #define CLK_TOP_UNIVPLL_D5 40 macro
|
| D | mt6797-clk.h | 75 #define CLK_TOP_UNIVPLL_D5 65 macro
|
| D | mediatek,mt6795-clk.h | 78 #define CLK_TOP_UNIVPLL_D5 67 macro
|
| D | mt8173-clk.h | 80 #define CLK_TOP_UNIVPLL_D5 70 macro
|
| D | mt6765-clk.h | 65 #define CLK_TOP_UNIVPLL_D5 30 macro
|
| D | mediatek,mt8365-clk.h | 40 #define CLK_TOP_UNIVPLL_D5 30 macro
|
| D | mt6779-clk.h | 72 #define CLK_TOP_UNIVPLL_D5 62 macro
|
| D | mt8183-clk.h | 97 #define CLK_TOP_UNIVPLL_D5 61 macro
|
| D | mt8186-clk.h | 109 #define CLK_TOP_UNIVPLL_D5 90 macro
|
| D | mt2712-clk.h | 64 #define CLK_TOP_UNIVPLL_D5 33 macro
|
| D | mt2701-clk.h | 30 #define CLK_TOP_UNIVPLL_D5 20 macro
|
| D | mt8192-clk.h | 103 #define CLK_TOP_UNIVPLL_D5 91 macro
|
| D | mt8195-clk.h | 160 #define CLK_TOP_UNIVPLL_D5 148 macro
|
| /linux-6.1.9/drivers/clk/mediatek/ |
| D | clk-mt6795-topckgen.c | 434 FACTOR(CLK_TOP_UNIVPLL_D5, "univpll_d5", "univ_249p6m", 1, 1),
|
| D | clk-mt8186-topckgen.c | 44 FACTOR(CLK_TOP_UNIVPLL_D5, "univpll_d5", "univpll", 1, 5),
|
| D | clk-mt8135.c | 74 FACTOR(CLK_TOP_UNIVPLL_D5, "univpll_d5", "univpll_249p6m", 1, 1),
|
| D | clk-mt7629.c | 427 FACTOR(CLK_TOP_UNIVPLL_D5, "univpll_d5", "univpll", 1, 5),
|
| D | clk-mt6797.c | 57 FACTOR(CLK_TOP_UNIVPLL_D5, "univpll_d5", "univpll", 1, 5),
|
| D | clk-mt8516.c | 53 FACTOR(CLK_TOP_UNIVPLL_D5, "univpll_d5", "univpll", 1, 5),
|
| D | clk-mt7622.c | 419 FACTOR(CLK_TOP_UNIVPLL_D5, "univpll_d5", "univpll", 1, 5),
|
| D | clk-mt8195-topckgen.c | 62 FACTOR(CLK_TOP_UNIVPLL_D5, "univpll_d5", "univpll", 1, 5),
|
| D | clk-mt8167.c | 57 FACTOR(CLK_TOP_UNIVPLL_D5, "univpll_d5", "univpll", 1, 5),
|