Searched refs:CLK_MM_MDP_RSZ1 (Results 1 – 23 of 23) sorted by relevance
| /linux-6.1.9/drivers/clk/mediatek/ |
| D | clk-mt6765-mm.c | 35 GATE_MM(CLK_MM_MDP_RSZ1, "mm_mdp_rsz1", "mm_ck", 3),
|
| D | clk-mt2701-mm.c | 58 GATE_DISP0(CLK_MM_MDP_RSZ1, "mm_mdp_rsz1", "mm_sel", 12),
|
| D | clk-mt8183-mm.c | 51 GATE_MM0(CLK_MM_MDP_RSZ1, "mm_mdp_rsz1", "mm_sel", 15),
|
| D | clk-mt8167-mm.c | 57 GATE_MM0(CLK_MM_MDP_RSZ1, "mm_mdp_rsz1", "smi_mm", 5),
|
| D | clk-mt6797-mm.c | 52 GATE_MM0(CLK_MM_MDP_RSZ1, "mm_mdp_rsz1", "mm_sel", 7),
|
| D | clk-mt6779-mm.c | 51 GATE_MM0(CLK_MM_MDP_RSZ1, "mm_mdp_rsz1", "mm_sel", 15),
|
| D | clk-mt8173-mm.c | 54 GATE_MM0(CLK_MM_MDP_RSZ1, "mm_mdp_rsz1", "mm_sel", 6),
|
| D | clk-mt6795-mm.c | 39 GATE_MM0(CLK_MM_MDP_RSZ1, "mm_mdp_rsz1", "mm_sel", 6),
|
| D | clk-mt2712-mm.c | 68 GATE_MM0(CLK_MM_MDP_RSZ1, "mm_mdp_rsz1", "mm_sel", 6),
|
| /linux-6.1.9/include/dt-bindings/clock/ |
| D | mt8167-clk.h | 84 #define CLK_MM_MDP_RSZ1 5 macro
|
| D | mt6797-clk.h | 222 #define CLK_MM_MDP_RSZ1 8 macro
|
| D | mediatek,mt6795-clk.h | 225 #define CLK_MM_MDP_RSZ1 6 macro
|
| D | mt8173-clk.h | 254 #define CLK_MM_MDP_RSZ1 7 macro
|
| D | mt6765-clk.h | 254 #define CLK_MM_MDP_RSZ1 3 macro
|
| D | mt6779-clk.h | 356 #define CLK_MM_MDP_RSZ1 16 macro
|
| D | mt8183-clk.h | 324 #define CLK_MM_MDP_RSZ1 15 macro
|
| D | mt2712-clk.h | 307 #define CLK_MM_MDP_RSZ1 6 macro
|
| D | mt2701-clk.h | 365 #define CLK_MM_MDP_RSZ1 13 macro
|
| /linux-6.1.9/Documentation/devicetree/bindings/media/ |
| D | mediatek,mdp3-rsz.yaml | 76 clocks = <&mmsys CLK_MM_MDP_RSZ1>;
|
| D | mediatek-mdp.txt | 62 clocks = <&mmsys CLK_MM_MDP_RSZ1>;
|
| D | mediatek,mdp3-rdma.yaml | 91 <&mmsys CLK_MM_MDP_RSZ1>;
|
| /linux-6.1.9/arch/arm64/boot/dts/mediatek/ |
| D | mt8183.dtsi | 1710 <&mmsys CLK_MM_MDP_RSZ1>;
1731 clocks = <&mmsys CLK_MM_MDP_RSZ1>;
|
| D | mt8173.dtsi | 1031 clocks = <&mmsys CLK_MM_MDP_RSZ1>;
|