Home
last modified time | relevance | path

Searched refs:CLKID_VCLK2_DIV1 (Results 1 – 8 of 8) sorted by relevance

/linux-6.1.9/include/dt-bindings/clock/
Daxg-clkc.h92 #define CLKID_VCLK2_DIV1 127 macro
Dgxbb-clkc.h139 #define CLKID_VCLK2_DIV1 190 macro
Dg12a-clkc.h118 #define CLKID_VCLK2_DIV1 153 macro
/linux-6.1.9/drivers/clk/meson/
Dmeson8b.h136 #define CLKID_VCLK2_DIV1 151 macro
Dmeson8b.c2926 [CLKID_VCLK2_DIV1] = &meson8b_vclk2_div1_gate.hw,
3134 [CLKID_VCLK2_DIV1] = &meson8b_vclk2_div1_gate.hw,
3353 [CLKID_VCLK2_DIV1] = &meson8b_vclk2_div1_gate.hw,
Dgxbb.c2918 [CLKID_VCLK2_DIV1] = &gxbb_vclk2_div1.hw,
3129 [CLKID_VCLK2_DIV1] = &gxbb_vclk2_div1.hw,
Dg12a.c4394 [CLKID_VCLK2_DIV1] = &g12a_vclk2_div1.hw,
4623 [CLKID_VCLK2_DIV1] = &g12a_vclk2_div1.hw,
4887 [CLKID_VCLK2_DIV1] = &g12a_vclk2_div1.hw,
Daxg.c2021 [CLKID_VCLK2_DIV1] = &axg_vclk2_div1.hw,