Home
last modified time | relevance | path

Searched refs:CACHELINE_BYTES (Results 1 – 12 of 12) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/i915/gt/
Dintel_ring_types.h19 #define CACHELINE_BYTES 64 macro
20 #define CACHELINE_DWORDS (CACHELINE_BYTES / sizeof(u32))
Dintel_ring.h111 #define cacheline(a) round_down(a, CACHELINE_BYTES) in assert_ring_tail_valid()
139 return (head - tail - CACHELINE_BYTES) & (size - 1); in __intel_ring_space()
Dintel_ring.c169 ring->effective_size -= 2 * CACHELINE_BYTES; in intel_engine_create_ring()
316 num_dwords = (rq->ring->emit & (CACHELINE_BYTES - 1)) / sizeof(u32); in intel_ring_cacheline_align()
330 GEM_BUG_ON(rq->ring->emit & (CACHELINE_BYTES - 1)); in intel_ring_cacheline_align()
Dintel_engine.h32 #define CACHELINE_BYTES 64 macro
33 #define CACHELINE_DWORDS (CACHELINE_BYTES / sizeof(u32))
Dintel_lrc.c770 GEM_BUG_ON(!IS_ALIGNED(size, CACHELINE_BYTES)); in lrc_setup_indirect_ctx()
773 ctx_bb_ggtt_addr | (size / CACHELINE_BYTES); in lrc_setup_indirect_ctx()
1348 while ((unsigned long)cs % CACHELINE_BYTES) in setup_indirect_ctx_bb()
1573 while ((unsigned long)batch % CACHELINE_BYTES) in gen8_init_indirectctx_bb()
1670 while ((unsigned long)batch % CACHELINE_BYTES) in gen9_init_indirectctx_bb()
1780 CACHELINE_BYTES))) { in lrc_init_wa_ctx()
/linux-6.1.9/arch/powerpc/lib/
Dstring_32.S16 CACHELINE_BYTES = L1_CACHE_BYTES define
51 addi r6, r6, CACHELINE_BYTES
Dchecksum_32.S120 CACHELINE_BYTES = L1_CACHE_BYTES define
180 addi r3,r3,CACHELINE_BYTES
184 addi r3,r3,CACHELINE_BYTES
Dcopy_32.S61 CACHELINE_BYTES = L1_CACHE_BYTES define
124 addi r6,r6,CACHELINE_BYTES
374 addi r3,r3,CACHELINE_BYTES
378 addi r3,r3,CACHELINE_BYTES
/linux-6.1.9/drivers/gpu/drm/i915/display/
Dintel_dsb.c259 tail = ALIGN(dsb->free_pos * 4, CACHELINE_BYTES); in intel_dsb_commit()
/linux-6.1.9/drivers/gpu/drm/i915/gvt/
Dscheduler.c624 0, CACHELINE_BYTES, 0); in prepare_shadow_wa_ctx()
645 memset(per_ctx_va, 0, CACHELINE_BYTES); in prepare_shadow_wa_ctx()
1713 CACHELINE_BYTES; in intel_vgpu_create_workload()
1732 CACHELINE_BYTES)) { in intel_vgpu_create_workload()
Dcmd_parser.c2888 ring_size = round_up(wa_ctx->indirect_ctx.size + CACHELINE_BYTES, in scan_wa_ctx()
3007 roundup(ctx_size + CACHELINE_BYTES, in shadow_indirect_ctx()
3062 memcpy(bb_start_sva, per_ctx_start, CACHELINE_BYTES); in combine_wa_ctx()
/linux-6.1.9/drivers/gpu/drm/i915/gt/uc/
Dintel_guc_submission.c413 u8 unused[CACHELINE_BYTES - sizeof(u32)];
449 BUILD_BUG_ON(sizeof(struct sync_semaphore) != CACHELINE_BYTES); in __get_parent_scratch()