Searched refs:ARM64_FEATURE_MASK (Results 1 – 7 of 7) sorted by relevance
/linux-6.1.9/arch/arm64/kvm/hyp/include/nvhe/ |
D | fixed_config.h | 38 ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_FP) | \ 39 ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_AdvSIMD) | \ 40 ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_DIT) \ 52 FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL0), ID_AA64PFR0_EL1_ELx_64BIT_ONLY) | \ 53 FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL1), ID_AA64PFR0_EL1_ELx_64BIT_ONLY) | \ 54 FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL2), ID_AA64PFR0_EL1_ELx_64BIT_ONLY) | \ 55 FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL3), ID_AA64PFR0_EL1_ELx_64BIT_ONLY) | \ 56 FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_RAS), ID_AA64PFR0_EL1_RAS_IMP) \ 65 ARM64_FEATURE_MASK(ID_AA64PFR1_EL1_BT) | \ 66 ARM64_FEATURE_MASK(ID_AA64PFR1_EL1_SSBS) \ [all …]
|
/linux-6.1.9/arch/arm64/kvm/hyp/nvhe/ |
D | pkvm.c | 23 BUILD_BUG_ON(FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL0), in pvm_init_traps_aa64pfr0() 25 BUILD_BUG_ON(FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL1), in pvm_init_traps_aa64pfr0() 32 BUILD_BUG_ON(!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_FP), in pvm_init_traps_aa64pfr0() 34 BUILD_BUG_ON(!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_AdvSIMD), in pvm_init_traps_aa64pfr0() 38 if (FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_RAS), feature_ids) < in pvm_init_traps_aa64pfr0() 45 if (!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_AMU), feature_ids)) { in pvm_init_traps_aa64pfr0() 51 if (!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_SVE), feature_ids)) in pvm_init_traps_aa64pfr0() 69 if (!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR1_EL1_MTE), feature_ids)) { in pvm_init_traps_aa64pfr1() 89 if (!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64DFR0_EL1_PMUVer), feature_ids)) { in pvm_init_traps_aa64dfr0() 96 if (!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64DFR0_EL1_DebugVer), feature_ids)) in pvm_init_traps_aa64dfr0() [all …]
|
D | sys_regs.c | 95 set_mask |= FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV2), in get_pvm_id_aa64pfr0() 97 set_mask |= FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV3), in get_pvm_id_aa64pfr0() 109 allow_mask &= ~ARM64_FEATURE_MASK(ID_AA64PFR1_EL1_MTE); in get_pvm_id_aa64pfr1() 174 allow_mask &= ~(ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_APA) | in get_pvm_id_aa64isar1() 175 ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_API) | in get_pvm_id_aa64isar1() 176 ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_GPA) | in get_pvm_id_aa64isar1() 177 ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_GPI)); in get_pvm_id_aa64isar1() 187 allow_mask &= ~(ARM64_FEATURE_MASK(ID_AA64ISAR2_EL1_APA3) | in get_pvm_id_aa64isar2() 188 ARM64_FEATURE_MASK(ID_AA64ISAR2_EL1_GPA3)); in get_pvm_id_aa64isar2() 284 BUILD_BUG_ON(FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL1), in pvm_access_id_aarch32()
|
/linux-6.1.9/arch/arm64/kvm/ |
D | sys_regs.c | 1079 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_SVE); in read_id_reg() 1080 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_AMU); in read_id_reg() 1081 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV2); in read_id_reg() 1082 val |= FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV2), (u64)vcpu->kvm->arch.pfr0_csv2); in read_id_reg() 1083 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV3); in read_id_reg() 1084 val |= FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV3), (u64)vcpu->kvm->arch.pfr0_csv3); in read_id_reg() 1086 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_GIC); in read_id_reg() 1087 val |= FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_GIC), 1); in read_id_reg() 1092 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR1_EL1_MTE); in read_id_reg() 1094 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR1_EL1_SME); in read_id_reg() [all …]
|
/linux-6.1.9/tools/testing/selftests/kvm/aarch64/ |
D | aarch32_id_regs.c | 148 el0 = (val & ARM64_FEATURE_MASK(ID_AA64PFR0_EL0)) >> ID_AA64PFR0_EL0_SHIFT; in vcpu_aarch64_only()
|
/linux-6.1.9/arch/arm64/include/asm/ |
D | sysreg.h | 947 #define ARM64_FEATURE_MASK(x) (GENMASK_ULL(x##_SHIFT + ARM64_FEATURE_FIELD_BITS - 1, x##_SHIFT)) macro
|
/linux-6.1.9/tools/arch/arm64/include/asm/ |
D | sysreg.h | 1176 #define ARM64_FEATURE_MASK(x) (GENMASK_ULL(x##_SHIFT + ARM64_FEATURE_FIELD_BITS - 1, x##_SHIFT)) macro
|