Home
last modified time | relevance | path

Searched refs:xive_tima (Results 1 – 5 of 5) sorted by relevance

/linux-5.19.10/arch/powerpc/sysdev/xive/
Dnative.c347 ack = be16_to_cpu(__raw_readw(xive_tima + TM_SPC_ACK_HV_REG)); in xive_native_update_pending()
402 if (in_be32(xive_tima + TM_QW2_HV_POOL + TM_WORD2) & TM_QW2W2_VP) in xive_native_setup_cpu()
403 in_be64(xive_tima + TM_SPC_PULL_POOL_CTX); in xive_native_setup_cpu()
427 out_be32(xive_tima + TM_QW2_HV_POOL + TM_WORD0, 0xff); in xive_native_setup_cpu()
428 out_be32(xive_tima + TM_QW2_HV_POOL + TM_WORD2, TM_QW2W2_VP | vp_cam); in xive_native_setup_cpu()
440 in_be64(xive_tima + TM_SPC_PULL_POOL_CTX); in xive_native_teardown_cpu()
Dcommon.c54 void __iomem *xive_tima; variable
55 EXPORT_SYMBOL_GPL(xive_tima);
207 out_8(xive_tima + xive_tima_offset + TM_CPPR, prio); in xive_scan_interrupts()
1522 out_8(xive_tima + xive_tima_offset + TM_CPPR, 0xff); in xive_setup_cpu()
1614 out_8(xive_tima + xive_tima_offset + TM_CPPR, 0); in xive_smp_disable_cpu()
1621 out_8(xive_tima + xive_tima_offset + TM_CPPR, 0xff); in xive_smp_disable_cpu()
1644 out_8(xive_tima + xive_tima_offset + TM_CPPR, 0); in xive_teardown_cpu()
1666 xive_tima = area; in xive_core_init()
Dspapr.c614 ack = be16_to_cpu(__raw_readw(xive_tima + TM_SPC_ACK_OS_REG)); in xive_spapr_update_pending()
649 in_be32(xive_tima + TM_QW1_OS + TM_WORD0), in xive_spapr_setup_cpu()
650 in_be32(xive_tima + TM_QW1_OS + TM_WORD1), in xive_spapr_setup_cpu()
651 in_be32(xive_tima + TM_QW1_OS + TM_WORD2)); in xive_spapr_setup_cpu()
/linux-5.19.10/arch/powerpc/include/asm/
Dxive.h23 extern void __iomem *xive_tima;
/linux-5.19.10/arch/powerpc/kvm/
Dbook3s_xive.c51 ack = be16_to_cpu(__raw_readw(xive_tima + TM_SPC_ACK_OS_REG)); in xive_vm_ack_pending()
281 __raw_writeb(xc->cppr, xive_tima + TM_QW1_OS + TM_CPPR); in xive_vm_scan_interrupts()
357 __be64 qw1 = __raw_readq(xive_tima + TM_QW1_OS); in xive_vm_h_ipoll()
387 __raw_writeb(prio, xive_tima + TM_SPC_SET_OS_PENDING); in xive_vm_push_pending_to_hw()
510 __raw_writeb(cppr, xive_tima + TM_QW1_OS + TM_CPPR); in xive_vm_h_cppr()
615 __raw_writeb(xc->cppr, xive_tima + TM_QW1_OS + TM_CPPR); in xive_vm_h_eoi()