/linux-5.19.10/drivers/soc/renesas/ |
D | Makefile | 6 obj-$(CONFIG_SYSC_R8A7742) += r8a7742-sysc.o 7 obj-$(CONFIG_SYSC_R8A7743) += r8a7743-sysc.o 8 obj-$(CONFIG_SYSC_R8A7745) += r8a7745-sysc.o 9 obj-$(CONFIG_SYSC_R8A77470) += r8a77470-sysc.o 10 obj-$(CONFIG_SYSC_R8A774A1) += r8a774a1-sysc.o 11 obj-$(CONFIG_SYSC_R8A774B1) += r8a774b1-sysc.o 12 obj-$(CONFIG_SYSC_R8A774C0) += r8a774c0-sysc.o 13 obj-$(CONFIG_SYSC_R8A774E1) += r8a774e1-sysc.o 14 obj-$(CONFIG_SYSC_R8A7779) += r8a7779-sysc.o 15 obj-$(CONFIG_SYSC_R8A7790) += r8a7790-sysc.o [all …]
|
/linux-5.19.10/Documentation/devicetree/bindings/power/ |
D | renesas,rcar-sysc.yaml | 4 $id: "http://devicetree.org/schemas/power/renesas,rcar-sysc.yaml#" 17 include/dt-bindings/power/r8*-sysc.h 22 - renesas,r8a7742-sysc # RZ/G1H 23 - renesas,r8a7743-sysc # RZ/G1M 24 - renesas,r8a7744-sysc # RZ/G1N 25 - renesas,r8a7745-sysc # RZ/G1E 26 - renesas,r8a77470-sysc # RZ/G1C 27 - renesas,r8a774a1-sysc # RZ/G2M 28 - renesas,r8a774b1-sysc # RZ/G2N 29 - renesas,r8a774c0-sysc # RZ/G2E [all …]
|
/linux-5.19.10/arch/arm/boot/dts/ |
D | omap4-l4.dtsi | 48 compatible = "ti,sysc-omap4", "ti,sysc"; 51 reg-names = "rev", "sysc"; 52 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 90 compatible = "ti,sysc-omap4", "ti,sysc"; 115 compatible = "ti,sysc-omap4", "ti,sysc"; 140 compatible = "ti,sysc-omap2", "ti,sysc"; 144 reg-names = "rev", "sysc", "syss"; 145 ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 149 ti,sysc-midle = <SYSC_IDLE_FORCE>, 152 ti,sysc-sidle = <SYSC_IDLE_FORCE>, [all …]
|
D | dra7-l4.dtsi | 51 compatible = "ti,sysc-omap4", "ti,sysc"; 140 compatible = "ti,sysc-omap4", "ti,sysc"; 166 compatible = "ti,sysc-omap4", "ti,sysc"; 191 compatible = "ti,sysc-omap2", "ti,sysc"; 195 reg-names = "rev", "sysc", "syss"; 196 ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 200 ti,sysc-midle = <SYSC_IDLE_FORCE>, 204 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 230 compatible = "ti,sysc"; 238 compatible = "ti,sysc-omap2", "ti,sysc"; [all …]
|
D | omap5-l4.dtsi | 56 compatible = "ti,sysc-omap4", "ti,sysc"; 121 compatible = "ti,sysc-omap4", "ti,sysc"; 147 compatible = "ti,sysc-omap4", "ti,sysc"; 172 compatible = "ti,sysc-omap4", "ti,sysc"; 175 reg-names = "rev", "sysc"; 176 ti,sysc-mask = <SYSC_OMAP4_DMADISABLE>; 177 ti,sysc-midle = <SYSC_IDLE_FORCE>, 181 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 217 compatible = "ti,sysc-omap2", "ti,sysc"; 221 reg-names = "rev", "sysc", "syss"; [all …]
|
D | am437x-l4.dtsi | 38 compatible = "ti,sysc-omap4", "ti,sysc"; 60 compatible = "ti,sysc-omap4", "ti,sysc"; 127 compatible = "ti,sysc"; 135 compatible = "ti,sysc"; 143 compatible = "ti,sysc-omap2", "ti,sysc"; 147 reg-names = "rev", "sysc", "syss"; 148 ti,sysc-mask = <(SYSC_OMAP2_ENAWAKEUP | 151 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 177 compatible = "ti,sysc-omap2", "ti,sysc"; 181 reg-names = "rev", "sysc", "syss"; [all …]
|
D | am33xx-l4.dtsi | 37 compatible = "ti,sysc-omap4", "ti,sysc"; 97 compatible = "ti,sysc-omap4", "ti,sysc"; 122 compatible = "ti,sysc"; 130 compatible = "ti,sysc"; 138 compatible = "ti,sysc-omap2", "ti,sysc"; 142 reg-names = "rev", "sysc", "syss"; 143 ti,sysc-mask = <(SYSC_OMAP2_ENAWAKEUP | 146 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 183 compatible = "ti,sysc-omap2", "ti,sysc"; 187 reg-names = "rev", "sysc", "syss"; [all …]
|
D | omap4.dtsi | 6 #include <dt-bindings/bus/ti-sysc.h> 138 compatible = "ti,sysc-omap4-simple", "ti,sysc"; 156 compatible = "ti,sysc-omap2", "ti,sysc"; 160 reg-names = "rev", "sysc", "syss"; 161 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 193 compatible = "ti,sysc-omap4", "ti,sysc"; 196 reg-names = "rev", "sysc"; 197 ti,sysc-mask = <SYSC_OMAP4_SOFTRESET>; 198 ti,sysc-midle = <SYSC_IDLE_FORCE>, 202 ti,sysc-sidle = <SYSC_IDLE_FORCE>, [all …]
|
D | omap4-l4-abe.dtsi | 90 compatible = "ti,sysc-omap2", "ti,sysc"; 92 reg-names = "sysc"; 93 ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 96 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 123 compatible = "ti,sysc-omap2", "ti,sysc"; 125 reg-names = "sysc"; 126 ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 129 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 156 compatible = "ti,sysc-omap2", "ti,sysc"; 158 reg-names = "sysc"; [all …]
|
D | omap5-l4-abe.dtsi | 90 compatible = "ti,sysc-omap2", "ti,sysc"; 92 reg-names = "sysc"; 93 ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 96 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 123 compatible = "ti,sysc-omap2", "ti,sysc"; 125 reg-names = "sysc"; 126 ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 129 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 156 compatible = "ti,sysc-omap2", "ti,sysc"; 158 reg-names = "sysc"; [all …]
|
D | am4372.dtsi | 11 #include <dt-bindings/bus/ti-sysc.h> 183 compatible = "ti,sysc-omap4-simple", "ti,sysc"; 203 compatible = "ti,sysc-omap4", "ti,sysc"; 232 compatible = "ti,sysc-omap4", "ti,sysc"; 235 reg-names = "rev", "sysc"; 236 ti,sysc-mask = <SYSC_OMAP4_SOFTRESET>; 237 ti,sysc-midle = <SYSC_IDLE_FORCE>; 238 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 255 compatible = "ti,sysc-omap4", "ti,sysc"; 258 reg-names = "rev", "sysc"; [all …]
|
D | omap5.dtsi | 8 #include <dt-bindings/bus/ti-sysc.h> 174 compatible = "ti,sysc-omap4-simple", "ti,sysc"; 192 compatible = "ti,sysc-omap2", "ti,sysc"; 196 reg-names = "rev", "sysc", "syss"; 197 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 228 compatible = "ti,sysc-omap2", "ti,sysc"; 232 reg-names = "rev", "sysc", "syss"; 233 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 236 ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 280 compatible = "ti,sysc-omap2", "ti,sysc"; [all …]
|
D | am33xx.dtsi | 11 #include <dt-bindings/bus/ti-sysc.h> 151 compatible = "ti,sysc-omap4-simple", "ti,sysc"; 160 compatible = "ti,sysc-omap4-simple", "ti,sysc"; 217 compatible = "ti,sysc-omap4", "ti,sysc"; 244 compatible = "ti,sysc-omap4", "ti,sysc"; 247 reg-names = "rev", "sysc"; 248 ti,sysc-mask = <SYSC_OMAP4_SOFTRESET>; 249 ti,sysc-midle = <SYSC_IDLE_FORCE>; 250 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 267 compatible = "ti,sysc-omap4", "ti,sysc"; [all …]
|
D | dra7.dtsi | 8 #include <dt-bindings/bus/ti-sysc.h> 161 compatible = "ti,sysc-omap4-simple", "ti,sysc"; 186 compatible = "ti,sysc-omap4", "ti,sysc"; 260 compatible = "ti,sysc-omap4", "ti,sysc"; 378 compatible = "ti,sysc-omap4", "ti,sysc"; 381 reg-names = "rev", "sysc"; 382 ti,sysc-midle = <SYSC_IDLE_FORCE>, 385 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 418 compatible = "ti,sysc-omap4", "ti,sysc"; 421 reg-names = "rev", "sysc"; [all …]
|
D | dra74x.dtsi | 54 compatible = "ti,sysc-omap2", "ti,sysc"; 58 reg-names = "rev", "sysc", "syss"; 59 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 62 ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 83 compatible = "ti,sysc-omap2", "ti,sysc"; 87 reg-names = "rev", "sysc", "syss"; 88 ti,sysc-sidle = <SYSC_IDLE_FORCE>, 91 ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 188 compatible = "ti,sysc-omap4", "ti,sysc"; 191 reg-names = "rev", "sysc"; [all …]
|
D | r8a77470.dtsi | 11 #include <dt-bindings/power/r8a77470-sysc.h> 35 power-domains = <&sysc R8A77470_PD_CA7_CPU0>; 46 power-domains = <&sysc R8A77470_PD_CA7_CPU1>; 55 power-domains = <&sysc R8A77470_PD_CA7_SCU>; 96 power-domains = <&sysc R8A77470_PD_ALWAYS_ON>; 112 power-domains = <&sysc R8A77470_PD_ALWAYS_ON>; 127 power-domains = <&sysc R8A77470_PD_ALWAYS_ON>; 142 power-domains = <&sysc R8A77470_PD_ALWAYS_ON>; 158 power-domains = <&sysc R8A77470_PD_ALWAYS_ON>; 173 power-domains = <&sysc R8A77470_PD_ALWAYS_ON>; [all …]
|
/linux-5.19.10/Documentation/devicetree/bindings/bus/ |
D | ti-sysc.yaml | 4 $id: http://devicetree.org/schemas/bus/ti-sysc.yaml# 37 - ti,sysc-omap2 38 - ti,sysc-omap4 39 - ti,sysc-omap4-simple 40 - ti,sysc-omap2-timer 41 - ti,sysc-omap4-timer 42 - ti,sysc-omap3430-sr 43 - ti,sysc-omap3630-sr 44 - ti,sysc-omap4-sr 45 - ti,sysc-omap3-sham [all …]
|
/linux-5.19.10/drivers/clk/ralink/ |
D | clk-mt7621.c | 36 struct regmap *sysc; member 101 struct regmap *sysc = clk_gate->priv->sysc; in mt7621_gate_enable() local 103 return regmap_update_bits(sysc, SYSC_REG_CLKCFG1, in mt7621_gate_enable() 110 struct regmap *sysc = clk_gate->priv->sysc; in mt7621_gate_disable() local 112 regmap_update_bits(sysc, SYSC_REG_CLKCFG1, clk_gate->bit_idx, 0); in mt7621_gate_disable() 118 struct regmap *sysc = clk_gate->priv->sysc; in mt7621_gate_is_enabled() local 121 if (regmap_read(sysc, SYSC_REG_CLKCFG1, &val)) in mt7621_gate_is_enabled() 234 struct regmap *sysc = clk->priv->sysc; in mt7621_xtal_recalc_rate() local 237 regmap_read(sysc, SYSC_REG_SYSTEM_CONFIG0, &val); in mt7621_xtal_recalc_rate() 253 struct regmap *sysc = clk->priv->sysc; in mt7621_cpu_recalc_rate() local [all …]
|
/linux-5.19.10/drivers/bus/ |
D | ti-sysc.c | 57 struct sysc *ddata; 126 struct sysc { struct 149 void (*pre_reset_quirk)(struct sysc *sysc); argument 150 void (*post_reset_quirk)(struct sysc *sysc); argument 151 void (*reset_done_quirk)(struct sysc *sysc); argument 152 void (*module_enable_quirk)(struct sysc *sysc); argument 153 void (*module_disable_quirk)(struct sysc *sysc); argument 154 void (*module_unlock_quirk)(struct sysc *sysc); argument 155 void (*module_lock_quirk)(struct sysc *sysc); argument 158 static void sysc_parse_dts_quirks(struct sysc *ddata, struct device_node *np, [all …]
|
/linux-5.19.10/arch/arm64/boot/dts/renesas/ |
D | r8a77980.dtsi | 12 #include <dt-bindings/power/r8a77980-sysc.h> 44 power-domains = <&sysc R8A77980_PD_CA53_CPU0>; 54 power-domains = <&sysc R8A77980_PD_CA53_CPU1>; 64 power-domains = <&sysc R8A77980_PD_CA53_CPU2>; 74 power-domains = <&sysc R8A77980_PD_CA53_CPU3>; 81 power-domains = <&sysc R8A77980_PD_CA53_SCU>; 143 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 159 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 174 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 189 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; [all …]
|
D | r8a77970.dtsi | 12 #include <dt-bindings/power/r8a77970-sysc.h> 43 power-domains = <&sysc R8A77970_PD_CA53_CPU0>; 53 power-domains = <&sysc R8A77970_PD_CA53_CPU1>; 60 power-domains = <&sysc R8A77970_PD_CA53_SCU>; 113 power-domains = <&sysc R8A77970_PD_ALWAYS_ON>; 129 power-domains = <&sysc R8A77970_PD_ALWAYS_ON>; 144 power-domains = <&sysc R8A77970_PD_ALWAYS_ON>; 159 power-domains = <&sysc R8A77970_PD_ALWAYS_ON>; 174 power-domains = <&sysc R8A77970_PD_ALWAYS_ON>; 189 power-domains = <&sysc R8A77970_PD_ALWAYS_ON>; [all …]
|
D | r8a77995.dtsi | 11 #include <dt-bindings/power/r8a77995-sysc.h> 50 power-domains = <&sysc R8A77995_PD_CA53_CPU0>; 57 power-domains = <&sysc R8A77995_PD_CA53_SCU>; 99 power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; 115 power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; 130 power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; 145 power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; 160 power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; 175 power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; 190 power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; [all …]
|
D | r8a779a0.dtsi | 10 #include <dt-bindings/power/r8a779a0-sysc.h> 42 power-domains = <&sysc R8A779A0_PD_A1E0D0C0>; 48 power-domains = <&sysc R8A779A0_PD_A2E0D0>; 93 power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>; 112 power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>; 126 power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>; 140 power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>; 154 power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>; 168 power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>; 182 power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>; [all …]
|
/linux-5.19.10/arch/arm/mach-omap2/ |
D | omap_hwmod.c | 272 if (!oh->class->sysc) { in _update_sysc_cache() 279 oh->_sysc_cache = omap_hwmod_read(oh, oh->class->sysc->sysc_offs); in _update_sysc_cache() 281 if (!(oh->class->sysc->sysc_flags & SYSC_NO_CACHE)) in _update_sysc_cache() 297 if (!oh->class->sysc) { in _write_sysconfig() 316 omap_hwmod_write(v, oh, oh->class->sysc->sysc_offs); in _write_sysconfig() 338 if (!oh->class->sysc || in _set_master_standbymode() 339 !(oh->class->sysc->sysc_flags & SYSC_HAS_MIDLEMODE)) in _set_master_standbymode() 342 if (!oh->class->sysc->sysc_fields) { in _set_master_standbymode() 347 mstandby_shift = oh->class->sysc->sysc_fields->midle_shift; in _set_master_standbymode() 371 if (!oh->class->sysc || in _set_slave_idlemode() [all …]
|
/linux-5.19.10/arch/mips/boot/dts/ralink/ |
D | mt7621.dtsi | 67 sysc: syscon@0 { label 68 compatible = "mediatek,mt7621-sysc", "syscon"; 99 clocks = <&sysc MT7621_CLK_I2C>; 101 resets = <&sysc MT7621_RST_I2C>; 122 clocks = <&sysc MT7621_CLK_UART1>; 139 clocks = <&sysc MT7621_CLK_SPI>; 142 resets = <&sysc MT7621_RST_SPI>; 257 clocks = <&sysc MT7621_CLK_SHXC>, 258 <&sysc MT7621_CLK_50M>; 271 clocks = <&sysc MT7621_CLK_XTAL>; [all …]
|