Searched refs:soc_rev (Results 1 – 4 of 4) sorted by relevance
| /linux-5.19.10/arch/arm/mach-mvebu/ |
| D | mvebu-soc-id.c | 38 static u32 soc_rev; variable
52 *rev = soc_rev; in mvebu_get_soc_id()
105 soc_rev = readl(pci_base + PCIE_DEV_REV_OFF) & SOC_REV_MASK; in get_soc_id_by_pci()
109 pr_info("MVEBU SoC ID=0x%X, Rev=0x%X\n", soc_dev_id, soc_rev); in get_soc_id_by_pci()
141 if (!mvebu_system_controller_get_soc_id(&soc_dev_id, &soc_rev)) { in mvebu_soc_id_init()
143 pr_info("MVEBU SoC ID=0x%X, Rev=0x%X\n", soc_dev_id, soc_rev); in mvebu_soc_id_init()
165 soc_dev_attr->revision = kasprintf(GFP_KERNEL, "%X", soc_rev); in mvebu_soc_device()
|
| /linux-5.19.10/drivers/soc/imx/ |
| D | soc-imx8m.c | 161 #define imx8_revision(soc_rev) \ argument
162 soc_rev ? \
163 kasprintf(GFP_KERNEL, "%d.%d", (soc_rev >> 4) & 0xf, soc_rev & 0xf) : \
171 u32 soc_rev = 0; in imx8_soc_init() local
195 soc_rev = data->soc_revision(); in imx8_soc_init()
198 soc_dev_attr->revision = imx8_revision(soc_rev); in imx8_soc_init()
|
| /linux-5.19.10/arch/arm/mach-omap2/ |
| D | id.c | 41 static char soc_rev[OMAP_SOC_MAX_NAME_LENGTH]; variable
195 sprintf(soc_rev, "ES%x", (omap_rev() >> 12) & 0xf); in omap2xxx_check_revision()
199 pr_cont("%s", soc_rev); in omap2xxx_check_revision()
256 n += scnprintf(buf, sizeof(buf) - n, "%s %s (", soc_name, soc_rev); in omap3_cpuinfo()
521 sprintf(soc_rev, "ES%s", cpu_rev); in omap3xxx_check_revision()
597 sprintf(soc_rev, "ES%d.%d", (omap_rev() >> 12) & 0xf, in omap4xxx_check_revision()
599 pr_info("%s %s\n", soc_name, soc_rev); in omap4xxx_check_revision()
640 sprintf(soc_rev, "ES%d.0", (omap_rev() >> 12) & 0xf); in omap5xxx_check_revision()
642 pr_info("%s %s\n", soc_name, soc_rev); in omap5xxx_check_revision()
715 sprintf(soc_rev, "ES%d.%d", (omap_rev() >> 12) & 0xf, in dra7xxx_check_revision()
[all …]
|
| /linux-5.19.10/drivers/clk/ |
| D | clk-ast2600.c | 55 static u8 soc_rev; variable
197 if (soc_rev >= 2) { in ast2600_calc_apll()
742 if (soc_rev >= 1) { in aspeed_g6_cc()
787 soc_rev = (readl(scu_g6_base + ASPEED_G6_SILICON_REV) & CHIP_REVISION_ID) >> 16; in aspeed_g6_cc_init()
|