/linux-5.19.10/drivers/mmc/host/ |
D | sdhci-cns3xxx.c | 32 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_cns3xxx_set_clock() 59 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cns3xxx_set_clock() 73 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cns3xxx_set_clock()
|
D | sdhci-milbeaut.c | 94 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset() 99 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset() 193 sdhci_writew(host, ctl, F_SDH30_AHB_CONFIG); in sdhci_milbeaut_vendor_init() 220 sdhci_writew(host, ctl, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_init()
|
D | sdhci-pci-arasan.c | 111 sdhci_writew(host, data, PHY_DAT_REG); in arasan_phy_write() 112 sdhci_writew(host, (PHY_WRITE | offset), PHY_ADDR_REG); in arasan_phy_write() 120 sdhci_writew(host, 0, PHY_DAT_REG); in arasan_phy_read() 121 sdhci_writew(host, offset, PHY_ADDR_REG); in arasan_phy_read()
|
D | sdhci-pci-o2micro.c | 201 sdhci_writew(host, reg, O2_SD_VENDOR_SETTING); in sdhci_o2_set_tuning_mode() 334 sdhci_writew(host, scratch, O2_SD_MISC_CTRL); in sdhci_o2_execute_tuning() 339 sdhci_writew(host, reg_val, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning() 360 sdhci_writew(host, reg_val, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning() 402 sdhci_writew(host, scratch, O2_SD_MISC_CTRL); in sdhci_o2_execute_tuning() 549 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_o2_enable_clk() 554 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_o2_enable_clk() 568 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_pci_o2_set_clock()
|
D | sdhci-pci-gli.c | 254 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in gli_set_9750() 274 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in gli_set_9750() 449 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_gl9750_set_clock() 632 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_gl9755_set_clock() 823 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_set_gl9763e_signaling() 845 sdhci_writew(host, GLI_9763E_CQE_TRNS_MODE, SDHCI_TRANSFER_MODE); in sdhci_gl9763e_cqe_enable() 871 sdhci_writew(host, 0x0, SDHCI_TRANSFER_MODE); in sdhci_gl9763e_cqe_post_disable() 974 sdhci_writew(host, clock, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_suspend() 992 sdhci_writew(host, clock, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_resume() 1003 sdhci_writew(host, clock, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_resume()
|
D | sdhci-sprd.c | 170 sdhci_writew(host, ctrl, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_off() 179 sdhci_writew(host, ctrl, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_on() 225 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in _sdhci_sprd_set_clock() 279 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_sprd_set_clock() 358 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_sprd_set_uhs_signaling() 523 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_sprd_hs400_enhanced_strobe()
|
D | sdhci.c | 135 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in sdhci_do_enable_v4_mode() 305 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in sdhci_config_dma() 1070 sdhci_writew(host, in sdhci_set_block_info() 1080 sdhci_writew(host, 0, SDHCI_BLOCK_COUNT); in sdhci_set_block_info() 1081 sdhci_writew(host, data->blocks, SDHCI_32BIT_BLK_CNT); in sdhci_set_block_info() 1083 sdhci_writew(host, data->blocks, SDHCI_BLOCK_COUNT); in sdhci_set_block_info() 1408 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in sdhci_auto_cmd_select() 1434 sdhci_writew(host, 0x0, SDHCI_TRANSFER_MODE); in sdhci_set_transfer_mode() 1438 sdhci_writew(host, mode & ~(SDHCI_TRNS_AUTO_CMD12 | in sdhci_set_transfer_mode() 1461 sdhci_writew(host, mode, SDHCI_TRANSFER_MODE); in sdhci_set_transfer_mode() [all …]
|
D | sdhci_f_sdh30.c | 68 sdhci_writew(host, 0xBC01, SDHCI_CLOCK_CONTROL); in sdhci_f_sdh30_reset() 160 sdhci_writew(host, ctrl, F_SDH30_AHB_CONFIG); in sdhci_f_sdh30_probe()
|
D | sdhci-of-at91.c | 78 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock() 86 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock() 97 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock()
|
D | sdhci-s3c.c | 380 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock() 389 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock() 399 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock() 415 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock()
|
D | sdhci-pci-dwc-mshc.c | 70 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_snps_set_clock()
|
D | sdhci-brcmstb.c | 86 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_brcmstb_set_clock() 120 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_brcmstb_set_uhs_signaling()
|
D | sdhci-xenon.c | 219 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in xenon_set_uhs_signaling() 299 sdhci_writew(host, reg, SDHCI_HOST_CONTROL2); in xenon_set_ios()
|
D | sdhci.h | 673 static inline void sdhci_writew(struct sdhci_host *host, u16 val, int reg) in sdhci_writew() function 720 static inline void sdhci_writew(struct sdhci_host *host, u16 val, int reg) in sdhci_writew() function
|
D | sdhci-xenon-phy.c | 611 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in xenon_emmc_phy_set() 635 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in xenon_emmc_phy_set()
|
D | sdhci-tegra.c | 261 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in tegra_sdhci_configure_card_clk() 1200 sdhci_writew(host, SDHCI_TEGRA_CQE_TRNS_MODE, SDHCI_TRANSFER_MODE); in tegra_cqhci_writel() 1250 sdhci_writew(host, SDHCI_TEGRA_CQE_TRNS_MODE, SDHCI_TRANSFER_MODE); in sdhci_tegra_cqe_enable() 1333 sdhci_writew(host, 0x0, SDHCI_TRANSFER_MODE); in sdhci_tegra_cqe_post_disable()
|
D | sdhci-acpi.c | 552 sdhci_writew(host, val, SDHCI_HOST_CONTROL2); in amd_set_ios() 556 sdhci_writew(host, val, SDHCI_HOST_CONTROL2); in amd_set_ios()
|
D | sdhci-st.c | 304 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_st_set_uhs_signaling()
|
D | sdhci-pxav3.c | 294 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in pxav3_set_uhs_signaling()
|
D | sdhci-of-dwcmshc.c | 156 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in dwcmshc_set_uhs_signaling()
|
D | sdhci-of-aspeed.c | 249 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in aspeed_sdhci_set_clock()
|
D | sdhci-msm.c | 1383 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_msm_set_uhs_signaling() 1766 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in __sdhci_msm_set_clock() 2362 sdhci_writew(host, ctrl, SDHCI_HOST_CONTROL2); in sdhci_msm_start_signal_voltage_switch()
|
D | sdhci-pci-core.c | 1620 sdhci_writew(host, val, SDHCI_HOST_CONTROL2); in amd_tuning_reset() 1624 sdhci_writew(host, val, SDHCI_HOST_CONTROL2); in amd_tuning_reset()
|
D | sdhci-of-arasan.c | 904 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in arasan_zynqmp_dll_reset()
|
D | sdhci-esdhc-imx.c | 1505 sdhci_writew(host, mode, SDHCI_TRANSFER_MODE); in esdhc_cqe_enable()
|