Home
last modified time | relevance | path

Searched refs:regVPG0_VPG_MEM_PWR (Results 1 – 3 of 3) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h11287 #define regVPG0_VPG_MEM_PWR … macro
Ddcn_3_1_5_offset.h11032 #define regVPG0_VPG_MEM_PWR … macro
Ddcn_3_1_6_offset.h11511 #define regVPG0_VPG_MEM_PWR … macro