Home
last modified time | relevance | path

Searched refs:regMPCC2_MPCC_UPDATE_LOCK_SEL_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h6528 #define regMPCC2_MPCC_UPDATE_LOCK_SEL_BASE_IDX … macro
Ddcn_3_1_5_offset.h6287 #define regMPCC2_MPCC_UPDATE_LOCK_SEL_BASE_IDX … macro
Ddcn_3_1_6_offset.h6748 #define regMPCC2_MPCC_UPDATE_LOCK_SEL_BASE_IDX … macro