Home
last modified time | relevance | path

Searched refs:regCNVC_CFG0_PRE_CSC_C31_C32 (Results 1 – 3 of 3) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h3725 #define regCNVC_CFG0_PRE_CSC_C31_C32 … macro
Ddcn_3_1_5_offset.h3484 #define regCNVC_CFG0_PRE_CSC_C31_C32 … macro
Ddcn_3_1_6_offset.h3945 #define regCNVC_CFG0_PRE_CSC_C31_C32 … macro