Home
last modified time | relevance | path

Searched refs:regCM0_CM_POST_CSC_CONTROL (Results 1 – 3 of 3) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h3837 #define regCM0_CM_POST_CSC_CONTROL … macro
Ddcn_3_1_5_offset.h3596 #define regCM0_CM_POST_CSC_CONTROL … macro
Ddcn_3_1_6_offset.h4057 #define regCM0_CM_POST_CSC_CONTROL … macro