/linux-5.19.10/drivers/gpu/drm/amd/amdgpu/ |
D | sdma_v2_4.c | 282 u32 ref_and_mask = 0; in sdma_v2_4_ring_emit_hdp_flush() local 285 ref_and_mask = REG_SET_FIELD(ref_and_mask, GPU_HDP_FLUSH_DONE, SDMA0, 1); in sdma_v2_4_ring_emit_hdp_flush() 287 ref_and_mask = REG_SET_FIELD(ref_and_mask, GPU_HDP_FLUSH_DONE, SDMA1, 1); in sdma_v2_4_ring_emit_hdp_flush() 294 amdgpu_ring_write(ring, ref_and_mask); /* reference */ in sdma_v2_4_ring_emit_hdp_flush() 295 amdgpu_ring_write(ring, ref_and_mask); /* mask */ in sdma_v2_4_ring_emit_hdp_flush()
|
D | sdma_v3_0.c | 456 u32 ref_and_mask = 0; in sdma_v3_0_ring_emit_hdp_flush() local 459 ref_and_mask = REG_SET_FIELD(ref_and_mask, GPU_HDP_FLUSH_DONE, SDMA0, 1); in sdma_v3_0_ring_emit_hdp_flush() 461 ref_and_mask = REG_SET_FIELD(ref_and_mask, GPU_HDP_FLUSH_DONE, SDMA1, 1); in sdma_v3_0_ring_emit_hdp_flush() 468 amdgpu_ring_write(ring, ref_and_mask); /* reference */ in sdma_v3_0_ring_emit_hdp_flush() 469 amdgpu_ring_write(ring, ref_and_mask); /* mask */ in sdma_v3_0_ring_emit_hdp_flush()
|
D | cik_sdma.c | 253 u32 ref_and_mask; in cik_sdma_ring_emit_hdp_flush() local 256 ref_and_mask = GPU_HDP_FLUSH_DONE__SDMA0_MASK; in cik_sdma_ring_emit_hdp_flush() 258 ref_and_mask = GPU_HDP_FLUSH_DONE__SDMA1_MASK; in cik_sdma_ring_emit_hdp_flush() 263 amdgpu_ring_write(ring, ref_and_mask); /* reference */ in cik_sdma_ring_emit_hdp_flush() 264 amdgpu_ring_write(ring, ref_and_mask); /* mask */ in cik_sdma_ring_emit_hdp_flush()
|
D | sdma_v5_0.c | 508 u32 ref_and_mask = 0; in sdma_v5_0_ring_emit_hdp_flush() local 512 ref_and_mask = nbio_hf_reg->ref_and_mask_sdma0; in sdma_v5_0_ring_emit_hdp_flush() 514 ref_and_mask = nbio_hf_reg->ref_and_mask_sdma1; in sdma_v5_0_ring_emit_hdp_flush() 521 amdgpu_ring_write(ring, ref_and_mask); /* reference */ in sdma_v5_0_ring_emit_hdp_flush() 522 amdgpu_ring_write(ring, ref_and_mask); /* mask */ in sdma_v5_0_ring_emit_hdp_flush()
|
D | sdma_v6_0.c | 365 u32 ref_and_mask = 0; in sdma_v6_0_ring_emit_hdp_flush() local 368 ref_and_mask = nbio_hf_reg->ref_and_mask_sdma0 << ring->me; in sdma_v6_0_ring_emit_hdp_flush() 375 amdgpu_ring_write(ring, ref_and_mask); /* reference */ in sdma_v6_0_ring_emit_hdp_flush() 376 amdgpu_ring_write(ring, ref_and_mask); /* mask */ in sdma_v6_0_ring_emit_hdp_flush()
|
D | sdma_v5_2.c | 410 u32 ref_and_mask = 0; in sdma_v5_2_ring_emit_hdp_flush() local 413 ref_and_mask = nbio_hf_reg->ref_and_mask_sdma0 << ring->me; in sdma_v5_2_ring_emit_hdp_flush() 420 amdgpu_ring_write(ring, ref_and_mask); /* reference */ in sdma_v5_2_ring_emit_hdp_flush() 421 amdgpu_ring_write(ring, ref_and_mask); /* mask */ in sdma_v5_2_ring_emit_hdp_flush()
|
D | sdma_v4_0.c | 930 u32 ref_and_mask = 0; in sdma_v4_0_ring_emit_hdp_flush() local 933 ref_and_mask = nbio_hf_reg->ref_and_mask_sdma0 << ring->me; in sdma_v4_0_ring_emit_hdp_flush() 938 ref_and_mask, ref_and_mask, 10); in sdma_v4_0_ring_emit_hdp_flush()
|
D | gfx_v7_0.c | 2099 u32 ref_and_mask; in gfx_v7_0_ring_emit_hdp_flush() local 2105 ref_and_mask = GPU_HDP_FLUSH_DONE__CP2_MASK << ring->pipe; in gfx_v7_0_ring_emit_hdp_flush() 2108 ref_and_mask = GPU_HDP_FLUSH_DONE__CP6_MASK << ring->pipe; in gfx_v7_0_ring_emit_hdp_flush() 2114 ref_and_mask = GPU_HDP_FLUSH_DONE__CP0_MASK; in gfx_v7_0_ring_emit_hdp_flush() 2123 amdgpu_ring_write(ring, ref_and_mask); in gfx_v7_0_ring_emit_hdp_flush() 2124 amdgpu_ring_write(ring, ref_and_mask); in gfx_v7_0_ring_emit_hdp_flush()
|
D | gfx_v11_0.c | 5350 u32 ref_and_mask, reg_mem_engine; in gfx_v11_0_ring_emit_hdp_flush() local 5356 ref_and_mask = nbio_hf_reg->ref_and_mask_cp2 << ring->pipe; in gfx_v11_0_ring_emit_hdp_flush() 5359 ref_and_mask = nbio_hf_reg->ref_and_mask_cp6 << ring->pipe; in gfx_v11_0_ring_emit_hdp_flush() 5366 ref_and_mask = nbio_hf_reg->ref_and_mask_cp0; in gfx_v11_0_ring_emit_hdp_flush() 5373 ref_and_mask, ref_and_mask, 0x20); in gfx_v11_0_ring_emit_hdp_flush()
|
D | gfx_v8_0.c | 6068 u32 ref_and_mask, reg_mem_engine; in gfx_v8_0_ring_emit_hdp_flush() local 6074 ref_and_mask = GPU_HDP_FLUSH_DONE__CP2_MASK << ring->pipe; in gfx_v8_0_ring_emit_hdp_flush() 6077 ref_and_mask = GPU_HDP_FLUSH_DONE__CP6_MASK << ring->pipe; in gfx_v8_0_ring_emit_hdp_flush() 6084 ref_and_mask = GPU_HDP_FLUSH_DONE__CP0_MASK; in gfx_v8_0_ring_emit_hdp_flush() 6094 amdgpu_ring_write(ring, ref_and_mask); in gfx_v8_0_ring_emit_hdp_flush() 6095 amdgpu_ring_write(ring, ref_and_mask); in gfx_v8_0_ring_emit_hdp_flush()
|
D | gfx_v9_0.c | 5285 u32 ref_and_mask, reg_mem_engine; in gfx_v9_0_ring_emit_hdp_flush() local 5291 ref_and_mask = nbio_hf_reg->ref_and_mask_cp2 << ring->pipe; in gfx_v9_0_ring_emit_hdp_flush() 5294 ref_and_mask = nbio_hf_reg->ref_and_mask_cp6 << ring->pipe; in gfx_v9_0_ring_emit_hdp_flush() 5301 ref_and_mask = nbio_hf_reg->ref_and_mask_cp0; in gfx_v9_0_ring_emit_hdp_flush() 5308 ref_and_mask, ref_and_mask, 0x20); in gfx_v9_0_ring_emit_hdp_flush()
|
D | gfx_v10_0.c | 8555 u32 ref_and_mask, reg_mem_engine; in gfx_v10_0_ring_emit_hdp_flush() local 8561 ref_and_mask = nbio_hf_reg->ref_and_mask_cp2 << ring->pipe; in gfx_v10_0_ring_emit_hdp_flush() 8564 ref_and_mask = nbio_hf_reg->ref_and_mask_cp6 << ring->pipe; in gfx_v10_0_ring_emit_hdp_flush() 8571 ref_and_mask = nbio_hf_reg->ref_and_mask_cp0; in gfx_v10_0_ring_emit_hdp_flush() 8578 ref_and_mask, ref_and_mask, 0x20); in gfx_v10_0_ring_emit_hdp_flush()
|
/linux-5.19.10/drivers/gpu/drm/radeon/ |
D | cik_sdma.c | 174 u32 ref_and_mask; in cik_sdma_hdp_flush_ring_emit() local 177 ref_and_mask = SDMA0; in cik_sdma_hdp_flush_ring_emit() 179 ref_and_mask = SDMA1; in cik_sdma_hdp_flush_ring_emit() 184 radeon_ring_write(ring, ref_and_mask); /* reference */ in cik_sdma_hdp_flush_ring_emit() 185 radeon_ring_write(ring, ref_and_mask); /* mask */ in cik_sdma_hdp_flush_ring_emit()
|
D | cik.c | 3498 u32 ref_and_mask; in cik_hdp_flush_cp_ring_emit() local 3506 ref_and_mask = CP2 << ring->pipe; in cik_hdp_flush_cp_ring_emit() 3509 ref_and_mask = CP6 << ring->pipe; in cik_hdp_flush_cp_ring_emit() 3516 ref_and_mask = CP0; in cik_hdp_flush_cp_ring_emit() 3526 radeon_ring_write(ring, ref_and_mask); in cik_hdp_flush_cp_ring_emit() 3527 radeon_ring_write(ring, ref_and_mask); in cik_hdp_flush_cp_ring_emit()
|