Home
last modified time | relevance | path

Searched refs:qos_level_high_wm (Results 1 – 14 of 14) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_hw_sequencer_debug.c158 …(s->qos_level_high_wm * frac) / ref_clk_mhz / frac, (s->qos_level_high_wm * frac) / ref_clk_mhz % … in dcn10_get_hubp_states()
178 …(s->qos_level_high_wm * frac) / ref_clk_mhz / frac, (s->qos_level_high_wm * frac) / ref_clk_mhz % … in dcn10_get_hubp_states()
311 …pool->hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_v… in dcn10_get_ttu_states()
Ddcn10_hubp.c653 QoS_LEVEL_HIGH_WM, ttu_attr->qos_level_high_wm); in hubp1_program_deadline()
992 QoS_LEVEL_HIGH_WM, &ttu_attr->qos_level_high_wm); in hubp1_read_state_common()
1056 QoS_LEVEL_HIGH_WM, &s->qos_level_high_wm); in hubp1_read_state_common()
Ddcn10_hubp.h688 uint32_t qos_level_high_wm; member
Ddcn10_hw_sequencer.c196 DTN_INFO_MICRO_SEC(s->qos_level_high_wm); in dcn10_log_hubp_states()
268 …pool->hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_v… in dcn10_log_hubp_states()
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_hubp.c146 QoS_LEVEL_HIGH_WM, ttu_attr->qos_level_high_wm); in hubp2_program_deadline()
1174 QoS_LEVEL_HIGH_WM, &ttu_attr->qos_level_high_wm); in hubp2_read_state_common()
1238 QoS_LEVEL_HIGH_WM, &s->qos_level_high_wm); in hubp2_read_state_common()
1513 QoS_LEVEL_HIGH_WM, &ttu_attr.qos_level_high_wm); in hubp2_validate_dml_output()
1518 if (ttu_attr.qos_level_high_wm != dml_ttu_attr->qos_level_high_wm) in hubp2_validate_dml_output()
1520 dml_ttu_attr->qos_level_high_wm, ttu_attr.qos_level_high_wm); in hubp2_validate_dml_output()
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_hubp.c478 QoS_LEVEL_HIGH_WM, &ttu_attr.qos_level_high_wm); in hubp21_validate_dml_output()
483 if (ttu_attr.qos_level_high_wm != dml_ttu_attr->qos_level_high_wm) in hubp21_validate_dml_output()
485 dml_ttu_attr->qos_level_high_wm, ttu_attr.qos_level_high_wm); in hubp21_validate_dml_output()
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dml/
Ddisplay_rq_dlg_helpers.c337 ttu_regs->qos_level_high_wm); in print__ttu_regs_st()
Ddisplay_mode_structs.h502 unsigned int qos_level_high_wm; member
Ddml1_display_rq_dlg_calc.c1911 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal in dml1_rq_dlg_get_dlg_params()
1913 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14)); in dml1_rq_dlg_get_dlg_params()
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dml/dcn21/
Ddisplay_rq_dlg_calc_21.c1638 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal in dml_rq_dlg_get_dlg_params()
1640 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14)); in dml_rq_dlg_get_dlg_params()
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dml/dcn30/
Ddisplay_rq_dlg_calc_30.c1812 disp_ttu_regs->qos_level_high_wm = (unsigned int)(4.0 * (double)htotal in dml_rq_dlg_get_dlg_params()
1814 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14)); in dml_rq_dlg_get_dlg_params()
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dml/dcn31/
Ddisplay_rq_dlg_calc_31.c1671 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal * ref_freq_to_pix_freq); in dml_rq_dlg_get_dlg_params()
1672 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14)); in dml_rq_dlg_get_dlg_params()
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dml/dcn20/
Ddisplay_rq_dlg_calc_20.c1530 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal in dml20_rq_dlg_get_dlg_params()
Ddisplay_rq_dlg_calc_20v2.c1531 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal in dml20v2_rq_dlg_get_dlg_params()