Home
last modified time | relevance | path

Searched refs:pl1 (Results 1 – 9 of 9) sorted by relevance

/linux-5.19.10/Documentation/devicetree/bindings/pinctrl/
Dnvidia,tegra210-pinmux.txt108 pk3, pk4, pk5, pk6, pk7, pl0, pl1, pwr_i2c_scl_py3, pwr_i2c_sda_py4,
131 pa6, pcc7, pe6, pe7, ph6, pk0, pk1, pk2, pk3, pk4, pk5, pk6, pk7, pl0, pl1,
/linux-5.19.10/drivers/pinctrl/tegra/
Dpinctrl-tegra210.c1512 …PINGROUP(pl1, SOC, RSVD1, RSVD2, RSVD3, 0x3278, Y, Y, N, N,…
1535 DRV_PINGROUP(pl1, 0x9f8, 0x0, -1, -1, -1, -1, 28, 2, 30, 2),
/linux-5.19.10/arch/arm64/boot/dts/nvidia/
Dtegra210-p2595.dtsi601 pl1 {
602 nvidia,pins = "pl1";
Dtegra210-p2571.dts615 pl1 {
616 nvidia,pins = "pl1";
Dtegra210-p2597.dtsi628 pl1 {
629 nvidia,pins = "pl1";
Dtegra210-smaug.dts633 pl1 {
634 nvidia,pins = "pl1";
Dtegra210-p2894.dtsi631 pl1 {
632 nvidia,pins = "pl1";
/linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dsmu7_hwmgr.c4642 static inline bool smu7_are_power_levels_equal(const struct smu7_performance_level *pl1, in smu7_are_power_levels_equal() argument
4645 return ((pl1->memory_clock == pl2->memory_clock) && in smu7_are_power_levels_equal()
4646 (pl1->engine_clock == pl2->engine_clock) && in smu7_are_power_levels_equal()
4647 (pl1->pcie_gen == pl2->pcie_gen) && in smu7_are_power_levels_equal()
4648 (pl1->pcie_lane == pl2->pcie_lane)); in smu7_are_power_levels_equal()
Dvega10_hwmgr.c4960 const struct vega10_performance_level *pl1, in vega10_are_power_levels_equal() argument
4963 return ((pl1->soc_clock == pl2->soc_clock) && in vega10_are_power_levels_equal()
4964 (pl1->gfx_clock == pl2->gfx_clock) && in vega10_are_power_levels_equal()
4965 (pl1->mem_clock == pl2->mem_clock)); in vega10_are_power_levels_equal()