Home
last modified time | relevance | path

Searched refs:nr_bos (Results 1 – 17 of 17) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/etnaviv/
Detnaviv_gem_submit.c32 struct etnaviv_gpu *gpu, size_t nr_bos, size_t nr_pmrs) in submit_create() argument
35 size_t sz = size_vstruct(nr_bos, sizeof(submit->bos[0]), sizeof(*submit)); in submit_create()
57 unsigned nr_bos) in submit_lookup_objects() argument
65 for (i = 0, bo = submit_bos; i < nr_bos; i++, bo++) { in submit_lookup_objects()
105 submit->nr_bos = i; in submit_lookup_objects()
127 for (i = 0; i < submit->nr_bos; i++) { in submit_lock_objects()
178 for (i = 0; i < submit->nr_bos; i++) { in submit_fence_sync()
203 for (i = 0; i < submit->nr_bos; i++) { in submit_attach_object_fences()
217 for (i = 0; i < submit->nr_bos; i++) { in submit_pin_objects()
247 if (idx >= submit->nr_bos) { in submit_bo()
[all …]
Detnaviv_dump.c140 for (i = 0; i < submit->nr_bos; i++) { in etnaviv_core_dump()
196 for (i = 0; i < submit->nr_bos; i++) { in etnaviv_core_dump()
Detnaviv_gem.h104 unsigned int nr_bos; member
/linux-5.19.10/drivers/gpu/drm/msm/
Dmsm_gpu_trace.h12 TP_PROTO(pid_t pid, u32 ringid, u32 id, u32 nr_bos, u32 nr_cmds),
13 TP_ARGS(pid, ringid, id, nr_bos, nr_cmds),
19 __field(u32, nr_bos)
25 __entry->nr_bos = nr_bos;
30 __entry->nr_bos, __entry->nr_cmds)
Dmsm_gem_submit.c26 struct msm_gpu_submitqueue *queue, uint32_t nr_bos, in submit_create() argument
33 sz = struct_size(submit, bos, nr_bos) + in submit_create()
53 submit->cmd = (void *)&submit->bos[nr_bos]; in submit_create()
93 for (i = 0; i < args->nr_bos; i++) { in submit_lookup_objects()
128 for (i = 0; i < args->nr_bos; i++) { in submit_lookup_objects()
150 submit->nr_bos = i; in submit_lookup_objects()
264 for (i = 0; i < submit->nr_bos; i++) { in submit_lock_objects()
323 for (i = 0; i < submit->nr_bos; i++) { in submit_fence_sync()
361 for (i = 0; i < submit->nr_bos; i++) { in submit_pin_objects()
368 for (i = 0; i < submit->nr_bos; i++) { in submit_pin_objects()
[all …]
Dmsm_ringbuffer.c23 for (i = 0; i < submit->nr_bos; i++) { in msm_job_run()
Dmsm_gpu.c214 struct msm_gpu_state_bo *state_bo = &state->bos[state->nr_bos]; in msm_gpu_crashstate_get_bo()
241 state->nr_bos++; in msm_gpu_crashstate_get_bo()
270 for (i = 0; i < submit->nr_bos; i++) in msm_gpu_crashstate_capture()
281 for (i = 0; state->bos && i < submit->nr_bos; i++) { in msm_gpu_crashstate_capture()
Dmsm_gem.h367 unsigned int nr_bos; member
Dmsm_rd.c396 for (i = 0; i < submit->nr_bos; i++) in msm_rd_dump_submit()
Dmsm_gpu.h503 int nr_bos; member
/linux-5.19.10/drivers/gpu/drm/lima/
Dlima_gem.c316 for (i = 0; i < submit->nr_bos; i++) { in lima_gem_submit()
341 submit->nr_bos, &ctx); in lima_gem_submit()
347 bos, submit->nr_bos, vm); in lima_gem_submit()
355 for (i = 0; i < submit->nr_bos; i++) { in lima_gem_submit()
366 for (i = 0; i < submit->nr_bos; i++) { in lima_gem_submit()
373 submit->nr_bos, &ctx); in lima_gem_submit()
375 for (i = 0; i < submit->nr_bos; i++) in lima_gem_submit()
391 submit->nr_bos, &ctx); in lima_gem_submit()
393 for (i = 0; i < submit->nr_bos; i++) { in lima_gem_submit()
Dlima_drv.c114 if (args->pipe >= lima_pipe_num || args->nr_bos == 0) in lima_ioctl_gem_submit()
124 bos = kvcalloc(args->nr_bos, sizeof(*submit.bos) + sizeof(*submit.lbos), GFP_KERNEL); in lima_ioctl_gem_submit()
128 size = args->nr_bos * sizeof(*submit.bos); in lima_ioctl_gem_submit()
159 submit.nr_bos = args->nr_bos; in lima_ioctl_gem_submit()
Dlima_drv.h34 u32 nr_bos; member
/linux-5.19.10/include/uapi/drm/
Dlima_drm.h119 __u32 nr_bos; /* in, array length of bos field */ member
Detnaviv_drm.h201 __u32 nr_bos; /* in, number of submit_bo's */ member
Dmsm_drm.h271 __u32 nr_bos; /* in, number of submit_bo's */ member
/linux-5.19.10/drivers/gpu/drm/msm/adreno/
Dadreno_gpu.c657 for (i = 0; state->bos && i < state->nr_bos; i++) in adreno_gpu_state_destroy()
806 for (i = 0; i < state->nr_bos; i++) { in adreno_show()