Home
last modified time | relevance | path

Searched refs:mmVTG0_CONTROL_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_offset.h396 #define mmVTG0_CONTROL_BASE_IDX … macro
Ddcn_3_0_3_offset.h1550 #define mmVTG0_CONTROL_BASE_IDX … macro
Ddcn_3_0_1_offset.h1767 #define mmVTG0_CONTROL_BASE_IDX … macro
Ddcn_1_0_offset.h2261 #define mmVTG0_CONTROL_BASE_IDX … macro
Ddcn_2_1_0_offset.h1817 #define mmVTG0_CONTROL_BASE_IDX … macro
Ddcn_3_0_2_offset.h1747 #define mmVTG0_CONTROL_BASE_IDX … macro
Ddcn_2_0_0_offset.h1869 #define mmVTG0_CONTROL_BASE_IDX … macro
Ddcn_3_0_0_offset.h1768 #define mmVTG0_CONTROL_BASE_IDX … macro