Home
last modified time | relevance | path

Searched refs:mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR (Results 1 – 8 of 8) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/amdgpu/
Dgmc_v6_0.c368 reg = mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + vmid; in gmc_v6_0_emit_flush_gpu_tlb()
511 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR, table_addr >> 12); in gmc_v6_0_gart_enable()
534 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + i, in gmc_v6_0_gart_enable()
Dgmc_v7_0.c488 reg = mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + vmid; in gmc_v7_0_emit_flush_gpu_tlb()
658 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR, table_addr >> 12); in gmc_v7_0_gart_enable()
681 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + i, in gmc_v7_0_gart_enable()
Dgmc_v8_0.c687 reg = mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + vmid; in gmc_v8_0_emit_flush_gpu_tlb()
897 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR, table_addr >> 12); in gmc_v8_0_gart_enable()
920 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + i, in gmc_v8_0_gart_enable()
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_7_0_d.h580 #define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x54f macro
Dgmc_8_2_d.h638 #define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x54f macro
Dgmc_6_0_d.h1219 #define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x054F macro
Dgmc_7_1_d.h613 #define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x54f macro
Dgmc_8_1_d.h636 #define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x54f macro