Home
last modified time | relevance | path

Searched refs:mmVGA_MAIN_CONTROL_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h50 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro
Ddcn_3_0_1_offset.h181 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro
Ddcn_1_0_offset.h421 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro
Ddcn_2_1_0_offset.h129 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro
Ddcn_3_0_2_offset.h65 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro
Ddcn_2_0_0_offset.h65 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro
Ddcn_3_0_0_offset.h46 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_offset.h587 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro