Home
last modified time | relevance | path

Searched refs:mmUVD_SEMA_CNTL_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_offset.h123 #define mmUVD_SEMA_CNTL_BASE_IDX … macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h249 #define mmUVD_SEMA_CNTL_BASE_IDX … macro
Dvcn_2_5_offset.h816 #define mmUVD_SEMA_CNTL_BASE_IDX … macro
Dvcn_2_0_0_offset.h477 #define mmUVD_SEMA_CNTL_BASE_IDX … macro
Dvcn_3_0_0_offset.h1202 #define mmUVD_SEMA_CNTL_BASE_IDX … macro