Home
last modified time | relevance | path

Searched refs:mmUVD_LMI_SWAP_CNTL (Results 1 – 15 of 15) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_0_d.h51 #define mmUVD_LMI_SWAP_CNTL 0x3D6D macro
Duvd_4_2_d.h51 #define mmUVD_LMI_SWAP_CNTL 0x3d6d macro
Duvd_3_1_d.h53 #define mmUVD_LMI_SWAP_CNTL 0x3d6d macro
Duvd_5_0_d.h57 #define mmUVD_LMI_SWAP_CNTL 0x3d6d macro
Duvd_6_0_d.h73 #define mmUVD_LMI_SWAP_CNTL 0x3d6d macro
Duvd_7_0_offset.h162 #define mmUVD_LMI_SWAP_CNTL macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h342 #define mmUVD_LMI_SWAP_CNTL macro
Dvcn_2_0_0_offset.h574 #define mmUVD_LMI_SWAP_CNTL macro
/linux-5.19.10/drivers/gpu/drm/amd/amdgpu/
Duvd_v3_1.c351 WREG32(mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in uvd_v3_1_start()
Duvd_v4_2.c309 WREG32(mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in uvd_v4_2_start()
Duvd_v5_0.c360 WREG32(mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in uvd_v5_0_start()
Dvcn_v1_0.c820 WREG32_SOC15(UVD, 0, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in vcn_v1_0_start_spg_mode()
1005 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl, 0xFFFFFFFF, 0); in vcn_v1_0_start_dpg_mode()
Duvd_v6_0.c774 WREG32(mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in uvd_v6_0_start()
Duvd_v7_0.c1014 WREG32_SOC15(UVD, k, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in uvd_v7_0_start()
Dvcn_v2_0.c1015 WREG32_SOC15(UVD, 0, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in vcn_v2_0_start()