Home
last modified time | relevance | path

Searched refs:mmUVD_DPG_LMA_CTL_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h37 #define mmUVD_DPG_LMA_CTL_BASE_IDX … macro
Dvcn_2_5_offset.h410 #define mmUVD_DPG_LMA_CTL_BASE_IDX … macro
Dvcn_2_0_0_offset.h395 #define mmUVD_DPG_LMA_CTL_BASE_IDX … macro
Dvcn_3_0_0_offset.h686 #define mmUVD_DPG_LMA_CTL_BASE_IDX … macro
/linux-5.19.10/drivers/gpu/drm/amd/amdgpu/
Dvcn_v4_0.c41 #define mmUVD_DPG_LMA_CTL_BASE_IDX regUVD_DPG_LMA_CTL_BASE_IDX macro