Home
last modified time | relevance | path

Searched refs:mmSQC_DCACHE_UTCL1_CNTL2 (Results 1 – 3 of 3) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h659 #define mmSQC_DCACHE_UTCL1_CNTL2 … macro
Dgc_9_1_offset.h653 #define mmSQC_DCACHE_UTCL1_CNTL2 … macro
Dgc_9_2_1_offset.h631 #define mmSQC_DCACHE_UTCL1_CNTL2 … macro