Home
last modified time | relevance | path

Searched refs:mmSPI_INTERP_CONTROL_0 (Results 1 – 10 of 10) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h1200 #define mmSPI_INTERP_CONTROL_0 0xA1B5 macro
Dgfx_7_0_d.h1396 #define mmSPI_INTERP_CONTROL_0 0xa1b5 macro
Dgfx_7_2_d.h1413 #define mmSPI_INTERP_CONTROL_0 0xa1b5 macro
Dgfx_8_0_d.h1592 #define mmSPI_INTERP_CONTROL_0 0xa1b5 macro
Dgfx_8_1_d.h1560 #define mmSPI_INTERP_CONTROL_0 0xa1b5 macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h3931 #define mmSPI_INTERP_CONTROL_0 macro
Dgc_9_1_offset.h4161 #define mmSPI_INTERP_CONTROL_0 macro
Dgc_9_2_1_offset.h4113 #define mmSPI_INTERP_CONTROL_0 macro
Dgc_10_1_0_offset.h6313 #define mmSPI_INTERP_CONTROL_0 macro
Dgc_10_3_0_offset.h5942 #define mmSPI_INTERP_CONTROL_0 macro