Home
last modified time | relevance | path

Searched refs:mmSDMA1_UTCL1_WR_XNACK1_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/sdma1/
Dsdma1_4_0_offset.h147 #define mmSDMA1_UTCL1_WR_XNACK1_BASE_IDX 0 macro
Dsdma1_4_2_2_offset.h147 #define mmSDMA1_UTCL1_WR_XNACK1_BASE_IDX … macro
Dsdma1_4_2_offset.h147 #define mmSDMA1_UTCL1_WR_XNACK1_BASE_IDX … macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_offset.h1129 #define mmSDMA1_UTCL1_WR_XNACK1_BASE_IDX … macro
Dgc_10_3_0_offset.h1169 #define mmSDMA1_UTCL1_WR_XNACK1_BASE_IDX … macro