Home
last modified time | relevance | path

Searched refs:mmSDMA1_RLC2_RB_WPTR_POLL_CNTL (Results 1 – 6 of 6) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/amdgpu/
Dsdma_v5_0.c85 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSDMA1_RLC2_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
109 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSDMA1_RLC2_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
158 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSDMA1_RLC2_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
Dsdma_v4_0.c201 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC2_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/sdma1/
Dsdma1_4_2_2_offset.h552 #define mmSDMA1_RLC2_RB_WPTR_POLL_CNTL macro
Dsdma1_4_2_offset.h548 #define mmSDMA1_RLC2_RB_WPTR_POLL_CNTL macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_offset.h1549 #define mmSDMA1_RLC2_RB_WPTR_POLL_CNTL macro
Dgc_10_3_0_offset.h1598 #define mmSDMA1_RLC2_RB_WPTR_POLL_CNTL macro