Searched refs:mmSDMA0_RLC1_RB_WPTR_POLL_CNTL (Results 1 – 12 of 12) sorted by relevance
| /linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/sdma0/ |
| D | sdma0_4_1_offset.h | 388 #define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL … macro
|
| D | sdma0_4_0_offset.h | 476 #define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL 0x01a7 macro
|
| D | sdma0_4_2_2_offset.h | 476 #define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL … macro
|
| D | sdma0_4_2_offset.h | 472 #define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL … macro
|
| /linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/oss/ |
| D | oss_2_4_d.h | 247 #define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL 0x3585 macro
|
| D | oss_3_0_1_d.h | 296 #define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL 0x3585 macro
|
| D | oss_2_0_d.h | 296 #define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL 0x3585 macro
|
| D | oss_3_0_d.h | 415 #define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL 0x3585 macro
|
| /linux-5.19.10/drivers/gpu/drm/amd/amdgpu/ |
| D | sdma_v4_0.c | 100 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_RB_WPTR_POLL_CNTL, 0x0000fff0, 0x00403000),
146 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
169 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
290 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
|
| D | sdma_v5_0.c | 72 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSDMA0_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
98 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSDMA0_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
143 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSDMA0_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
|
| /linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_10_1_0_offset.h | 467 #define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL … macro
|
| D | gc_10_3_0_offset.h | 468 #define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL … macro
|