Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC1_RB_AQL_CNTL (Results 1 – 6 of 6) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_offset.h434 #define mmSDMA0_RLC1_RB_AQL_CNTL macro
Dsdma0_4_0_offset.h522 #define mmSDMA0_RLC1_RB_AQL_CNTL 0x01d4 macro
Dsdma0_4_2_2_offset.h522 #define mmSDMA0_RLC1_RB_AQL_CNTL macro
Dsdma0_4_2_offset.h518 #define mmSDMA0_RLC1_RB_AQL_CNTL macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_offset.h512 #define mmSDMA0_RLC1_RB_AQL_CNTL macro
Dgc_10_3_0_offset.h514 #define mmSDMA0_RLC1_RB_AQL_CNTL macro