Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI (Results 1 – 10 of 10) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_offset.h346 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI macro
Dsdma0_4_0_offset.h434 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI 0x0172 macro
Dsdma0_4_2_2_offset.h434 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI macro
Dsdma0_4_2_offset.h430 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_4_d.h220 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI 0x3506 macro
Doss_3_0_1_d.h259 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI 0x3506 macro
Doss_2_0_d.h274 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI 0x3506 macro
Doss_3_0_d.h381 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI 0x3506 macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_offset.h425 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI macro
Dgc_10_3_0_offset.h422 #define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI macro