Home
last modified time | relevance | path

Searched refs:mmSDMA0_GFX_RB_RPTR_HI (Results 1 – 9 of 9) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_offset.h212 #define mmSDMA0_GFX_RB_RPTR_HI macro
Dsdma0_4_0_offset.h216 #define mmSDMA0_GFX_RB_RPTR_HI 0x0084 macro
Dsdma0_4_2_2_offset.h216 #define mmSDMA0_GFX_RB_RPTR_HI macro
Dsdma0_4_2_offset.h212 #define mmSDMA0_GFX_RB_RPTR_HI macro
/linux-5.19.10/drivers/gpu/drm/amd/amdgpu/
Dsdma_v5_2.c640 WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_RPTR_HI), 0); in sdma_v5_2_gfx_resume()
Dsdma_v5_0.c739 WREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_RPTR_HI), 0); in sdma_v5_0_gfx_resume()
Dsdma_v4_0.c1187 WREG32_SDMA(i, mmSDMA0_GFX_RB_RPTR_HI, 0); in sdma_v4_0_gfx_resume()
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_offset.h210 #define mmSDMA0_GFX_RB_RPTR_HI macro
Dgc_10_3_0_offset.h196 #define mmSDMA0_GFX_RB_RPTR_HI macro