Home
last modified time | relevance | path

Searched refs:mmRLC_CGTT_MGCG_OVERRIDE (Results 1 – 17 of 17) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/amdgpu/
Dmxgpu_vi.c49 mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xffffffff,
140 mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xffffffff,
Dsi.c428 mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xfffffffc,
557 mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xfffffffc,
655 mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xfffffffc,
755 mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xfffffffc,
835 mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xfffffffc,
Dgfx_v8_0.c231 mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xffffffff,
434 mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xffffffff,
505 mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xffffffff,
601 mmRLC_CGTT_MGCG_OVERRIDE, 0xffffffff, 0xffffffff,
5471 data = RREG32(mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v8_0_get_clockgating_state()
5663 temp = data = RREG32(mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v8_0_update_medium_grain_clock_gating()
5675 WREG32(mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v8_0_update_medium_grain_clock_gating()
5704 temp = data = RREG32(mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v8_0_update_medium_grain_clock_gating()
5710 WREG32(mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v8_0_update_medium_grain_clock_gating()
5758 temp1 = data1 = RREG32(mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v8_0_update_coarse_grain_clock_gating()
[all …]
Dgfx_v9_0.c4867 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v9_0_update_medium_grain_clock_gating()
4880 WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v9_0_update_medium_grain_clock_gating()
4901 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v9_0_update_medium_grain_clock_gating()
4912 WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v9_0_update_medium_grain_clock_gating()
4945 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v9_0_update_3d_clock_gating()
4950 WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v9_0_update_3d_clock_gating()
4995 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v9_0_update_coarse_grain_clock_gating()
5004 WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v9_0_update_coarse_grain_clock_gating()
5212 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE)); in gfx_v9_0_get_clockgating_state()
Dgfx_v10_0.c7903 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v10_0_update_medium_grain_clock_gating()
7912 WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v10_0_update_medium_grain_clock_gating()
7933 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v10_0_update_medium_grain_clock_gating()
7941 WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v10_0_update_medium_grain_clock_gating()
7971 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v10_0_update_3d_clock_gating()
7979 WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v10_0_update_3d_clock_gating()
8028 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v10_0_update_coarse_grain_clock_gating()
8039 WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v10_0_update_coarse_grain_clock_gating()
8087 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v10_0_update_fine_grain_clock_gating()
8092 WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v10_0_update_fine_grain_clock_gating()
[all …]
Dgfx_v6_0.c2596 orig = data = RREG32(mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v6_0_enable_mgcg()
2599 WREG32(mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v6_0_enable_mgcg()
2609 orig = data = RREG32(mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v6_0_enable_mgcg()
2612 WREG32(mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v6_0_enable_mgcg()
Dgfx_v7_0.c3611 orig = data = RREG32(mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v7_0_enable_mgcg()
3615 WREG32(mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v7_0_enable_mgcg()
3646 orig = data = RREG32(mmRLC_CGTT_MGCG_OVERRIDE); in gfx_v7_0_enable_mgcg()
3649 WREG32(mmRLC_CGTT_MGCG_OVERRIDE, data); in gfx_v7_0_enable_mgcg()
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h1135 #define mmRLC_CGTT_MGCG_OVERRIDE 0x3100 macro
Dgfx_7_0_d.h1280 #define mmRLC_CGTT_MGCG_OVERRIDE 0x3108 macro
Dgfx_7_2_d.h1293 #define mmRLC_CGTT_MGCG_OVERRIDE 0x3108 macro
Dgfx_8_0_d.h1391 #define mmRLC_CGTT_MGCG_OVERRIDE 0xec48 macro
Dgfx_8_1_d.h1393 #define mmRLC_CGTT_MGCG_OVERRIDE 0xec48 macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h6043 #define mmRLC_CGTT_MGCG_OVERRIDE macro
Dgc_9_1_offset.h6265 #define mmRLC_CGTT_MGCG_OVERRIDE macro
Dgc_9_2_1_offset.h6241 #define mmRLC_CGTT_MGCG_OVERRIDE macro
Dgc_10_1_0_offset.h9363 #define mmRLC_CGTT_MGCG_OVERRIDE macro
Dgc_10_3_0_offset.h9195 #define mmRLC_CGTT_MGCG_OVERRIDE macro