Home
last modified time | relevance | path

Searched refs:mmMPCC1_MPCC_UPDATE_LOCK_SEL (Results 1 – 8 of 8) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_offset.h3615 #define mmMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_3_0_3_offset.h6136 #define mmMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_3_0_1_offset.h10286 #define mmMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_1_0_offset.h5403 #define mmMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_2_1_0_offset.h5642 #define mmMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_3_0_2_offset.h12510 #define mmMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_2_0_0_offset.h6580 #define mmMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_3_0_0_offset.h13794 #define mmMPCC1_MPCC_UPDATE_LOCK_SEL … macro