Home
last modified time | relevance | path

Searched refs:mmGRBM_STATUS2 (Results 1 – 20 of 20) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_4_1_offset.h30 #define mmGRBM_STATUS2 macro
Dgc_9_0_offset.h37 #define mmGRBM_STATUS2 macro
Dgc_9_1_offset.h37 #define mmGRBM_STATUS2 macro
Dgc_9_2_1_offset.h37 #define mmGRBM_STATUS2 macro
Dgc_10_1_0_offset.h2041 #define mmGRBM_STATUS2 macro
Dgc_10_3_0_offset.h2120 #define mmGRBM_STATUS2 macro
/linux-5.19.10/drivers/gpu/drm/amd/amdgpu/
Dnv.c337 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS2)},
Dsoc15.c380 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS2)},
Dcik.c1045 {mmGRBM_STATUS2},
Dvi.c670 {mmGRBM_STATUS2},
Dsi.c1114 {mmGRBM_STATUS2},
Dgfx_v8_0.c4868 || RREG32(mmGRBM_STATUS2) != 0x8) in gfx_v8_0_is_idle()
4878 if (RREG32(mmGRBM_STATUS2) != 0x8) in gfx_v8_0_rlc_is_idle()
4978 tmp = RREG32(mmGRBM_STATUS2); in gfx_v8_0_check_soft_reset()
Dgfx_v7_0.c4637 tmp = RREG32(mmGRBM_STATUS2); in gfx_v7_0_soft_reset()
Dgfx_v9_0.c4074 tmp = RREG32_SOC15(GC, 0, mmGRBM_STATUS2); in gfx_v9_0_soft_reset()
Dgfx_v10_0.c7617 tmp = RREG32_SOC15(GC, 0, mmGRBM_STATUS2); in gfx_v10_0_soft_reset()
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h778 #define mmGRBM_STATUS2 0x2002 macro
Dgfx_7_0_d.h775 #define mmGRBM_STATUS2 0x2002 macro
Dgfx_7_2_d.h788 #define mmGRBM_STATUS2 0x2002 macro
Dgfx_8_0_d.h863 #define mmGRBM_STATUS2 0x2002 macro
Dgfx_8_1_d.h862 #define mmGRBM_STATUS2 0x2002 macro