Home
last modified time | relevance | path

Searched refs:mmDIG0_TMDS_CTL0_1_GEN_CNTL (Results 1 – 13 of 13) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h2555 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL 0x1C86 macro
Ddce_8_0_d.h3472 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL 0x1c86 macro
Ddce_10_0_d.h4251 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL 0x4a75 macro
Ddce_11_0_d.h4198 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL 0x4a75 macro
Ddce_11_2_d.h5429 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL 0x4a75 macro
Ddce_12_0_offset.h10182 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL … macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_offset.h5446 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL … macro
Ddcn_3_0_3_offset.h4935 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL … macro
Ddcn_1_0_offset.h8333 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL … macro
Ddcn_2_1_0_offset.h9831 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL … macro
Ddcn_3_0_2_offset.h9517 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL … macro
Ddcn_2_0_0_offset.h10926 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL … macro
Ddcn_3_0_0_offset.h10652 #define mmDIG0_TMDS_CTL0_1_GEN_CNTL … macro