Home
last modified time | relevance | path

Searched refs:mmDCIO_GSL_SWAPLOCK_PAD_CNTL (Results 1 – 13 of 13) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h1353 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL 0x1923 macro
Ddce_8_0_d.h1291 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL 0x1923 macro
Ddce_10_0_d.h1578 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL 0x4825 macro
Ddce_11_0_d.h1403 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL 0x4825 macro
Ddce_11_2_d.h1483 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL 0x4825 macro
Ddce_12_0_offset.h1870 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL … macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h5491 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL … macro
Ddcn_3_0_1_offset.h9146 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL … macro
Ddcn_1_0_offset.h10413 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL … macro
Ddcn_2_1_0_offset.h11371 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL … macro
Ddcn_3_0_2_offset.h11451 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL … macro
Ddcn_2_0_0_offset.h12788 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL … macro
Ddcn_3_0_0_offset.h12598 #define mmDCIO_GSL_SWAPLOCK_PAD_CNTL … macro